A novel algorithm for low-power image and video coding

A novel scheme for low-power image and video coding and decoding is presented. It is based on vector quantization, and reduces its memory requirements, which form a major disadvantage in terms of power consumption. The main innovation is the use of small codebooks, and the application of simple but efficient transformations to the codewords during coding to compensate for the quality degradation introduced by the small codebook size. In this way, the small codebooks are computationally extended, and the coding task becomes computation based rather than memory based, leading to significant power consumption reduction. The parameters of the transformations depend on the image block under coding, and thus the small codebooks are dynamically adapted each time to this specific image block, leading to image qualities comparable to or better than those corresponding to classical vector quantization. The algorithm leads to power savings of a factor of 10 in coding and of a factor of 3 in decoding at least, in comparison to classical full-search vector quantization. Both image quality and power consumption highly depend on the size of the codebook that is used.

[1]  Jan M. Rabaey Exploring the Power Dimension , 1996 .

[2]  Jan M. Rabaey,et al.  Early power exploration—a World Wide Web application , 1996, DAC '96.

[3]  Robert M. Gray,et al.  An Algorithm for Vector Quantizer Design , 1980, IEEE Trans. Commun..

[4]  Jan M. Rabaey,et al.  Design guidance in the power dimension , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[5]  Lyman P. Hurd,et al.  Fractal image compression , 1993 .

[6]  A. Jacquin Fractal image coding: a review , 1993, Proc. IEEE.

[7]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[8]  Arnaud E. Jacquin,et al.  Image coding based on a fractal theory of iterated contractive image transformations , 1992, IEEE Trans. Image Process..

[9]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[10]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[11]  Anantha P. Chandrakasan,et al.  A low-power chipset for a portable multimedia I/O terminal , 1994 .

[12]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[13]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Jan M. Rabaey Exploring the power dimension [in digital CMOS] , 1996, Proceedings of Custom Integrated Circuits Conference.