A Retention-Aware Multilevel Cell Phase Change Memory Program Evaluation Metric

Multilevel cell (MLC) phase change memory (PCM) offers many potential advantages in scalability, bit-alterability, non-volatility, and high program speed. While many program approaches had been proposed, they were usually evaluated in energy, delay, or energy-delay product (EDP). These metrics, however, often overlook the data integrity maintenance (DIM) overhead caused by the resistance drift (R-drift) phenomenon in the MLC PCM. This letter proposes a program-maintenance (PM) metric, which is a modified EDP metric with DIM consideration. Furthermore, we evaluated the PM metric of various pulse shapes in iterative program-verify scheme. From the measured data of a 128M-cell MLC PCM chip, we showed that the PM metric of optimized pulse shape is better than those of the conventional SET and RESET pulse shapes up to 86.7%.

[1]  H. L. Lung,et al.  A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material , 2012, 2012 International Electron Devices Meeting.

[2]  A. Pirovano,et al.  Analysis of phase distribution in phase-change nonvolatile memories , 2004, IEEE Electron Device Letters.

[3]  I. Karpov,et al.  Fundamental drift of parameters in chalcogenide phase change memory , 2007 .

[4]  Y.N. Hwang,et al.  MLC PRAM with SLC write-speed and robust read scheme , 2010, 2010 Symposium on VLSI Technology.

[5]  Chung Lam,et al.  A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over $100\times $ for Storage Class Memory Applications , 2017, IEEE Journal of Solid-State Circuits.

[6]  Daniele Ielmini,et al.  Statistics of Resistance Drift Due to Structural Relaxation in Phase-Change Memory Arrays , 2010, IEEE Transactions on Electron Devices.

[7]  D. Ielmini,et al.  Analysis of phase-transformation dynamics and estimation of amorphous-chalcogenide fraction in phase-change memories , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[8]  Chung Lam,et al.  7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  W. C. Chien,et al.  A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) application , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[10]  D. Ielmini,et al.  Physical mechanism and temperature acceleration of relaxation effects in phase-change memory cells , 2008, 2008 IEEE International Reliability Physics Symposium.

[11]  Hideki Horii,et al.  A microscopic model for resistance drift in amorphous Ge2Sb2Te5 , 2011 .

[12]  C. Lam,et al.  A phase change memory cell with metallic surfactant layer as a resistance drift stabilizer , 2013, 2013 IEEE International Electron Devices Meeting.

[13]  A. Pirovano,et al.  Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials , 2004, IEEE Transactions on Electron Devices.

[14]  H. L. Lung,et al.  A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material , 2011, 2011 International Electron Devices Meeting.

[15]  Moinuddin K. Qureshi,et al.  Reducing read latency of phase change memory via early read and Turbo Read , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[16]  D. Ielmini,et al.  Incomplete Filament Crystallization During Set Operation in PCM Cells , 2010, IEEE Electron Device Letters.

[17]  Thomas M. Conte,et al.  Energy efficient Phase Change Memory based main memory for future high performance systems , 2011, 2011 International Green Computing Conference and Workshops.

[18]  W. C. Chien,et al.  Greater than 2-bits/cell MLC storage for ultra high density phase change memory using a novel sensing scheme , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[19]  Winfried W. Wilcke,et al.  Storage-class memory: The next storage system technology , 2008, IBM J. Res. Dev..

[20]  A. Pirovano,et al.  Parasitic reset in the programming transient of PCMs , 2005, IEEE Electron Device Letters.