Area-Aware Optimization of MRAM Crossbar Array Bit-Cell for In-Memory Computing

Recently, the crossbar array chip based on spin-transfer-torque magnetoresistive random access memory (STT-MRAM) has been proposed for in-memory computing (IMC), which enables efficient analog multiply-accumulate (MAC) operation to reduce the power consumption of artificial neural networks (ANNs). We propose three optimized designs for the 3-transistor and 2-magnetic-tunnel-junction (3T2J) bit-cell employed in the STT-MRAM crossbar array chip in terms of layout and circuit design. First, by adjusting the transistor order of the 3T2J structure, the layout area is reduced by 10%. Second, a 2-finger configuration is adopted for the access transistor to improve the write performance by 19.1%, while the layout area remains unchanged. Third, a novel 4T2J bit-cell design is proposed, in which the write performance is more balanced than that of the 3T2J one, and the bit-cell area is reduced by 20% with the concise routing.

[1]  Jun Yang,et al.  33.4 A 28nm 2Mb STT-MRAM Computing-in-Memory Macro with a Refined Bit-Cell and 22.4 - 41.5TOPS/W for AI Inference , 2023, 2023 IEEE International Solid- State Circuits Conference (ISSCC).

[2]  Seungchul Jung,et al.  MRAM In-memory computing macro for AI computing , 2022, 2022 International Electron Devices Meeting (IEDM).

[3]  N. Verma,et al.  A 22nm 128-kb MRAM Row/Column-Parallel In-Memory Computing Macro with Memory-Resistance Boosting and Multi-Column ADC Readout , 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits).

[4]  I. Chang,et al.  STT-BNN: A Novel STT-MRAM In-Memory Computing Macro for Binary Neural Networks , 2022, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  L. Naviner,et al.  Commodity Bit-Cell Sponsored MRAM Interaction Design for Binary Neural Network , 2022, IEEE Transactions on Electron Devices.

[6]  Seung Keun Yoon,et al.  A crossbar array of magnetoresistive memory devices for in-memory computing , 2022, Nature.

[7]  Seung Keun Yoon,et al.  A crossbar array of magnetoresistive memory devices for in-memory computing , 2022, Nature.

[8]  N. Verma,et al.  A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area , 2021, ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC).

[9]  Donhee Ham,et al.  Neuromorphic electronics based on copying and pasting the brain , 2021, Nature Electronics.

[10]  Weisheng Zhao,et al.  Spintronics for Energy- Efficient Computing: An Overview and Outlook , 2021, Proceedings of the IEEE.

[11]  Xiaochen Peng,et al.  A Variation Robust Inference Engine Based on STT-MRAM with Parallel Read-Out , 2020, 2020 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Bing Chen,et al.  MRAM Acceleration Core for Vector Matrix Multiplication and XNOR-Binarized Neural Network Inference , 2020, 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[13]  E. Eleftheriou,et al.  Memory devices and applications for in-memory computing , 2020, Nature Nanotechnology.

[14]  Xiaochen Peng,et al.  STT-MRAM Design Technology Co-optimization for Hardware Neural Networks , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[15]  Marco Lanuzza,et al.  A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs , 2017, IEEE Transactions on Electron Devices.

[16]  Taejoong Song,et al.  28-nm 1T-1MTJ 8Mb 64 I/O STT-MRAM with symmetric 3-section reference structure and cross-coupled sensing amplifier , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  E. S. Jung,et al.  Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[18]  Kaushik Roy,et al.  Layout-aware optimization of stt mrams , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[19]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).