Reconfigurable Architecture of a RRC Fir Interpolator for Multi-standard Digital Up Converter

This paper proposes a low-power, high-speed architecture of a reconfigurable root-raised cosine (RRC) filter which serves as a major component of a digital up converter (DUC). The proposed RRC filter can be reconfigured at any time to suit one of three different interpolation factors and one of two different roll-off factors pertaining to various modern wireless communication standards. The fact that the design is multiplexer-based has ensured reduction in power consumption. In addition, transposed direct form II realization of the RRC filter has enabled maximum operating frequency by placing a set of registers at proper locations of the data path. Power consumption of an FPGA implementation of the proposed filter has been found to be about 234 mW at 50 MHz clock frequency. However, the designed filter is capable of operating at a maximum clock frequency of 229 MHz on XC2VP30 FPGA devices while requiring only 7K gates. Significant reduction in area and power of the proposed RRC filter makes it very suitable for an area critical power efficient reconfigurable multi-standard DUC.

[1]  Tang Bin,et al.  Distributed Arithmetic for FIR Filter Design on FPGA , 2007, 2007 International Conference on Communications, Circuits and Systems.

[2]  Ji-Woong Choi,et al.  A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Yong Lian,et al.  VLSI implementation of multiplier-free low power baseband filter for CDMA systems , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[4]  Guanzheng Tan,et al.  FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures , 2010, Microelectron. J..

[5]  Jugdutt Singh,et al.  Xilinx Virtex II Pro implementation of a reconfigurable UMTS digital channel filter , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[6]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[7]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[8]  David V. Anderson,et al.  Hardware-efficient distributed arithmetic architecture for high-order digital filters , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[9]  Gang Zhou,et al.  A multi-channel, area-efficient, audio sampling rate interpolator , 2009, 2009 IEEE 8th International Conference on ASIC.

[10]  Guido Torelli,et al.  A digital multistandard reconfigurable FIR filter for wireless applications , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[11]  Gian Carlo Cardarilli,et al.  Optimized QPSK modulator for DVB-S applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Liang-Gee Chen,et al.  Power-efficient FIR filter architecture design for wireless embedded system , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  M. Othman,et al.  FPGA Implementation of an Optimized Coefficients Pulse Shaping FIR Filters , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[14]  Dejan Markovic,et al.  A 1–190MSample/s 8–64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication , 2010, 2010 Symposium on VLSI Circuits.

[15]  Y. Son,et al.  1:4 interpolation FIR filter , 2004 .

[16]  Yoan Shin,et al.  Implementation of SDR-Based Digital IF Channelizer/De-Channelizer for Multiple CDMA Signals , 2000 .

[17]  Peter Kabal,et al.  Generalized raised-cosine filters , 1999, IEEE Trans. Commun..

[18]  Flavio Oquendo,et al.  Software Architecture , 2004, Lecture Notes in Computer Science.

[19]  A. Prasad Vinod,et al.  New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  David B. Chester,et al.  Digital IF filter technology for 3G systems: an introduction , 1999, IEEE Commun. Mag..

[22]  Rajesh Mehra,et al.  FPGA Implementation of High Speed Pulse Shaping Filter for SDR Applications , 2010 .