Dynamic Power Reduction in Scalable Neural Recording Interface Using Spatiotemporal Correlation and Temporal Sparsity of Neural Signals

We report a scalable neural recording interface with embedded lossless compression to reduce dynamic power consumption (<inline-formula> <tex-math notation="LaTeX">$\text{P}_{D}$ </tex-math></inline-formula>) for data transmission in high-density neural recording systems. We investigated the characteristics of neural signals and implemented effective lossless compression for local field potential (LFP) and extracellular action potential (EAP or spike) in separate signal paths. For LFP, spatial–temporal (spatiotemporal) correlation of the LFP signals is exploited in a <inline-formula> <tex-math notation="LaTeX">$\Delta $ </tex-math></inline-formula>-modulated <inline-formula> <tex-math notation="LaTeX">$\Delta \Sigma $ </tex-math></inline-formula> analog-to-digital converter (<inline-formula> <tex-math notation="LaTeX">$\Delta -\Delta \Sigma $ </tex-math></inline-formula> ADC) and a dedicated digital difference circuit. Then, statistical redundancy is further eliminated through entropy encoding without information loss. For spikes, only essential parts of waveforms in the spikes are extracted from the raw data by using spike detectors and reconfigurable analog memories. The prototype chip was fabricated using 180-nm CMOS processes, incorporating 128 channels into a modular architecture that is easily scalable and expandable for high-density neural recordings. The fabricated chip achieved the data rate reduction for the LFPs and spikes by a factor of 5.35 and 10.54, respectively, from the proposed compression scheme. Consequently, <inline-formula> <tex-math notation="LaTeX">$P_{D}$ </tex-math></inline-formula> was reduced by 89%, when compared to the uncompressed case. We also achieved the state-of-the-art recording performance of 3.37 <inline-formula> <tex-math notation="LaTeX">$\mu \text{W}$ </tex-math></inline-formula> per channel, 5.18 <inline-formula> <tex-math notation="LaTeX">$\mu V_{\mathrm {rms}}$ </tex-math></inline-formula> noise, and 3.41 <inline-formula> <tex-math notation="LaTeX">${\text {NEF}}^{2}V_{\mathrm {DD}}$ </tex-math></inline-formula>.

[1]  Jan M. Rabaey,et al.  A 4.78 mm 2 Fully-Integrated Neuromodulation SoC Combining 64 Acquisition Channels With Digital Compression and Simultaneous Dual Stimulation , 2015, IEEE Journal of Solid-State Circuits.

[2]  Yong Ping Xu,et al.  A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply Rails , 2016, IEEE Journal of Solid-State Circuits.

[3]  Hariprasad Chandrakumar,et al.  A High Dynamic-Range Neural Recording Chopper Amplifier for Simultaneous Neural Recording and Stimulation , 2017, IEEE Journal of Solid-State Circuits.

[4]  Dong Han,et al.  A 0.45 V 100-Channel Neural-Recording IC With Sub-$\mu {\rm W}$/Channel Consumption in 0.18 $\mu{\rm m}$ CMOS , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[5]  W. A. Coberly,et al.  ECG data compression techniques-a unified approach , 1990, IEEE Transactions on Biomedical Engineering.

[6]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[7]  G. Buzsáki Large-scale recording of neuronal ensembles , 2004, Nature Neuroscience.

[8]  Marie-Françoise Lucas,et al.  Compression of Biomedical Signals With Mother Wavelet Optimization and Best-Basis Wavelet Packet Selection , 2007, IEEE Transactions on Biomedical Engineering.

[9]  Dario Farina,et al.  Compression of Multidimensional Biomedical Signals With Spatial and Temporal Codebook-Excited Linear Prediction , 2009, IEEE Transactions on Biomedical Engineering.

[10]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[11]  P. Tonella,et al.  EEG data compression techniques , 1997, IEEE Transactions on Biomedical Engineering.

[12]  Euisik Yoon,et al.  Low-Power Low-Noise Pseudo-Open-Loop Preamplifier for Neural Interfaces , 2017, IEEE Sensors Journal.

[13]  Refet Firat Yazicioglu,et al.  An Implantable 455-Active-Electrode 52-Channel CMOS Neural Probe , 2014, IEEE Journal of Solid-State Circuits.

[14]  Refet Firat Yazicioglu,et al.  Time multiplexed active neural probe with 678 parallel recording sites , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[15]  Jihyun Cho,et al.  Toward 1024-channel parallel neural recording: Modular Δ-ΔΣ analog front-end architecture with 4.84fJ/C-s·mm2 energy-area product , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[16]  Sun-Il Chang,et al.  Nano-Watt Modular Integrated Circuits for Wireless Neural Interface. , 2013 .

[17]  Andreas Daffertshofer,et al.  Improving EMG-based muscle force estimation by using a high-density EMG grid and principal component analysis , 2006, IEEE Transactions on Biomedical Engineering.

[18]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[19]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.

[20]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[21]  Brian P. Otis,et al.  Exploiting Electrocorticographic Spectral Characteristics for Optimized Signal Chain Design: A 1.08 W Analog Front End With Reduced ADC Resolution Requirements , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[22]  Soontorn Oraintara,et al.  Lossless multi-channel EEG compression , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[23]  Refet Firat Yazicioglu,et al.  24 Channel dual-band wireless neural recorder with activity-dependent power consumption , 2015 .

[24]  Jian Xu,et al.  A Frequency Shaping Neural Recorder With 3 pF Input Capacitance and 11 Plus 4.5 Bits Dynamic Range , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[25]  Konrad P Kording,et al.  How advances in neural recording affect data analysis , 2011, Nature Neuroscience.

[26]  Timothy Denison,et al.  Integrated circuit amplifiers for multi-electrode intracortical recording , 2009, Journal of neural engineering.

[27]  M. Sawan,et al.  Adaptive detection of action potentials using ultra low-power CMOS circuits , 2008, 2008 IEEE Biomedical Circuits and Systems Conference.

[28]  Jihyun Cho,et al.  3.37 μW/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction , 2017, 2017 Symposium on VLSI Circuits.

[29]  Jihyun Cho,et al.  Modular 128-Channel $\Delta$ - $\Delta \Sigma$ Analog Front-End Architecture Using Spectrum Equalization Scheme for 1024-Channel 3-D Neural Recording Microsystems , 2018, IEEE Journal of Solid-State Circuits.

[30]  Nancy Kopell,et al.  Close-Packed Silicon Microelectrodes for Scalable Spatially Oversampled Neural Recording , 2015, IEEE Transactions on Biomedical Engineering.

[31]  Wenlong Jiang,et al.  A ±50-mV Linear-Input-Range VCO-Based Neural-Recording Front-End With Digital Nonlinearity Correction , 2017, IEEE Journal of Solid-State Circuits.

[32]  Jan M. Rabaey,et al.  A 0.013 ${\hbox {mm}}^{2}$, 5 $\mu\hbox{W}$ , DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply , 2012, IEEE Journal of Solid-State Circuits.

[33]  Yi-Gyeong Kim,et al.  A 0.9-V 60-$\mu{\hbox {W}}$ 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range , 2008, IEEE Journal of Solid-State Circuits.

[34]  Refet Firat Yazicioglu,et al.  22.7 A 966-electrode neural probe with 384 configurable channels in 0.13µm SOI CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[35]  Roman Genov,et al.  27.3 All-wireless 64-channel 0.013mm2/ch closed-loop neurostimulator with rail-to-rail DC offset removal , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[36]  Dong Han,et al.  A 0.45V 100-channel neural-recording IC with sub-µW/channel consumption in 0.18µm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[37]  M. Sawan,et al.  An Ultra Low-Power CMOS Automatic Action Potential Detector , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[38]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[39]  C. Koch,et al.  The origin of extracellular fields and currents — EEG, ECoG, LFP and spikes , 2012, Nature Reviews Neuroscience.

[40]  Fan Zhang,et al.  Design of Ultra-Low Power Biopotential Amplifiers for Biosignal Acquisition Applications , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[41]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[42]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).