Layout dependence of CMOS latchup

This paper presents a detailed analysis of CMOS latchup dependencies on layout and geometrical dimensions. To this purpose test structures have been fabricated featuring butted contacts and guard rings with different values of critical distances. The devices have been experimentally characterized in the triggering and sustaining regime, and numerical simulations have been extensively used to interpret the experimental data. It is shown that great care should be taken in designing protection structures since larger areas do not always lead to enhanced latchup immunity. >

[1]  J. Slotboom,et al.  The pn-product in silicon , 1977 .

[2]  M.R. Pinto,et al.  Two-dimensional numerical analysis of latchup in a VLSI CMOS technology , 1985, IEEE Transactions on Electron Devices.

[3]  Ronald R. Troutman.  Latchup in CMOS Technology , 1986 .

[4]  R.H. Dennard,et al.  Characterization and modeling of a latchup-free 1-µm CMOS technology , 1984, 1984 International Electron Devices Meeting.

[5]  R. Troutman,et al.  Epitaxial layer enhancement of n-well guard rings for CMOS circuits , 1983, IEEE Electron Device Letters.