A new dynamic test vector compaction for automatic test pattern generation

A new approach for dynamic test vector compaction, for combinational logic circuits, called COMPACT, is proposed. A new data structure of test vectors permits easy verification of compactability between test vectors with minimal memory requirements. Experimental results obtained by adding the proposed algorithm to a simple PODEM program and applying it to the ISCAS-85 benchmark circuits are presented. The resulting test vector reduction is up to 40% for small circuits and around 50% for the large circuits (over 1000 gates). >

[1]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[2]  Sheldon B. Akers,et al.  On the Complexity of Estimating the Size of a Test Set , 1984, IEEE Transactions on Computers.

[3]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[4]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  J. F. McDonald,et al.  Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  J. F. McDonald,et al.  Test Set Reduction Using the Subscripted D-Algorithm , 1983, ITC.

[7]  John A. Waicukauski,et al.  ATPG for ultra-large structured designs , 1990, Proceedings. International Test Conference 1990.

[8]  Gert-Jan Tromp,et al.  Minimal Test Sets for Combinational Circuits , 1991, 1991, Proceedings. International Test Conference.

[9]  S. B. Akers,et al.  On the Role of Independent Fault Sets in the Generation of Minimal Test Sets , 1987 .

[10]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[12]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  P. Goel.  Test Generation and Dynamic Compaction of Tests , 1979 .

[14]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.