Extraction and simulation of realistic CMOS faults using inductive fault analysis

FXT is a software tool which implements inductive fault analysis for CMOS circuits. It extracts a comprehensive list of circuit-level faults for any given CMOS circuit and ranks them according to their relative likelihood of occurrence. Five commercial CMOS circuits are analyzed using FXT. Of the extracted faults, approximately 50% can be modeled by single-line stuck-at 0/1 fault model. Faults extracted from two circuits are simulated with the switch-level fault simulator FMOSSIM. The test set provided by the circuits' manufacturer, which detects 100% of the single-line stuck-at 0/1 faults, detected between 73% and 89% of the simulated faults.<<ETX>>

[1]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[3]  John A. Newkirk,et al.  Test Generation for MOS Circuits , 1984, ITC.

[4]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[5]  Y. Malaiya.  Fault Modeling , 1985, IEEE Design & Test of Computers.

[6]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[7]  Vinod K. Agarwal,et al.  Non-Stuck-At Fault Detection in nMOS Circuits by Region Analysis , 1983, ITC.

[8]  Edward McCluskey,et al.  Designing CMOS Circuits for Switch-Level Testability , 1987, IEEE Design & Test of Computers.

[9]  Niraj K. Jha.  Multiple Stuck-Open Fault Detection in CMOS Logic Circuits , 1988, IEEE Trans. Computers.

[10]  Yacoub M. El-Ziq,et al.  Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.

[11]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Jacob A. Abraham,et al.  FAULT CHARACTERIZATION OF VLSI MOS CIRCUITS. , 1982 .

[13]  S. Koeppe,et al.  Optimal Layout to Avoid CMOS Stuck-Open Faults , 1987, 24th ACM/IEEE Design Automation Conference.

[14]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[15]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[16]  Stephen Y. H. Su,et al.  Fault Diagnosis of MOS Combinational Networks , 1982, IEEE Transactions on Computers.

[17]  Zvonko G. Vranesic,et al.  On Fault Detection in CMOS Logic Networks , 1983, 20th Design Automation Conference Proceedings.

[18]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[19]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[20]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[21]  C. Timoc,et al.  Logical Models of Physical Failures , 1983, ITC.