A partially depleted silicon-on-insulator (PDSOI) CMOS technology employing pocket implantation and a self-aligned titanium silicidation with an effective gate length of 0.13 /spl mu/m has been developed. An advanced mesa isolation process is used to suppress corner devices. A clear improvement of the device performance due to the novel isolation process is shown. Good transfer characteristics with a steep subthreshold slope and an excellent roll-off of threshold voltage is obtained for both nMOS and pMOS devices down to effective gate lengths of 0.13 /spl mu/m. A 10 k transistor circuit which is mostly combinatoric (carry select adder circuit) has been realized and characterized as a performance test circuit with an effective gate length of 0.18 /spl mu/m and shows high performance and low power consumption compared to an optimized 0.18 /spl mu/m effective gate length bulk technology with similar processing.
[1]
Tak H. Ning,et al.
A room temperature 0.1 /spl mu/m CMOS on SOI
,
1994
.
[2]
J. Kuo,et al.
Sidewall-related narrow channel effect in mesa-isolated fully-depleted ultra-thin SOI NMOS devices
,
1995,
IEEE Electron Device Letters.
[3]
Tak H. Ning,et al.
CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications
,
1995,
IBM Journal of Research and Development.
[4]
C. Hu,et al.
A comparative study of advanced MOSFET concepts
,
1996
.
[5]
K. Su,et al.
Modeling narrow-channel effect in VLSI mesa-isolated SOI MOS devices using a quasi-two-dimensional approach
,
1996
.
[6]
James R. Collett,et al.
Analysis of edge effects in the mesa isolated nMOS SOI
,
1996,
1996 IEEE International SOI Conference Proceedings.