Electron Mobility and Short-Channel Device Characteristics of SOI FinFETs With Uniaxially Strained (110) Channels

We have successfully fabricated uniaxially strained SOI (SSOI) FinFETs with high electron mobility and low parasitic resistance. The high electron mobility enhancement on the (110) fin sidewall surfaces was obtained by utilizing effective subband engineering through uniaxial tensile strain along lang110rang, while the substantial reduction of the parasitic resistance was achieved by selective Si epitaxy on the source and drain regions. It was experimentally found that the electron mobility on the (110) sidewall surfaces was significantly enhanced (2.6times) and even surpassed the (100) universal mobility (1.2times). This high mobility enhancement is mainly attributed to the electron repopulation from fourfold valleys having a heavier mass along lang110rang to twofold valleys having a lighter one. In addition, the effective mass reduction of the twofold valleys due to conduction band warping and/or the suppressed surface roughness scattering can also be responsible for the mobility enhancement. Thanks to these high electron mobility enhancement and low parasitic resistance large performance enhancement of 35% was realized in uniaxially SSOI FinFETs with a gate length of 50 nm. This enhancement was evaluated to be as high as ~80% (= 35%/45%) of the intrinsic strain-induced enhancement of the short-channel device performance (45%) at the same strain level (0.8%, ~1.5 GPa) and gate length.

[1]  C. Mazure,et al.  Impact of strained-silicon-on-insulator (sSOI) substrate on FinFET mobility , 2006, IEEE Electron Device Letters.

[2]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[3]  N. Sugiyama,et al.  Strain analysis in ultrathin SiGe-on-insulator layers formed from strained Si-on-insulator substrates by Ge-condensation process , 2007 .

[4]  B. Ghyselen,et al.  Performance Enhancement of MUGFET Devices Using Super Critical Strained-SOI (SC-SSOI) and CESL , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[5]  Ryuji Ohba,et al.  Nonstationary electron/hole transport in sub-0.1 /spl mu/m MOS devices: correlation with mobility and low-power CMOS application , 2001 .

[6]  T. Tezuka,et al.  High performance multi-gate pMOSFET using uniaxially-strained SGOI channels , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7]  T. Numata,et al.  Characterization of in-plane strain relaxation in strained layers using a newly developed plane nano-beam electron diffraction (plane-NBD) method , 2006 .

[8]  S. Chou,et al.  Relationship between measured and intrinsic transconductances of FET's , 1987, IEEE Transactions on Electron Devices.

[9]  Y. Tsunashima,et al.  High-Performance FinFET with Dopant-Segregated Schottky Source/Drain , 2006, 2006 International Electron Devices Meeting.

[10]  T. Tezuka,et al.  Electron Transport Properties of Ultrathin-body and Tri-gate SOI nMOSFETs with Biaxial and Uniaxial Strain , 2006, 2006 International Electron Devices Meeting.

[11]  T. Tezuka,et al.  Device Design and Electron Transport Properties of Uniaxially Strained-SOI Tri-Gate nMOSFETs , 2008, IEEE Transactions on Electron Devices.

[12]  K. Saraswat,et al.  Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[13]  High-Field Electron Mobility in Biaxially-tensile Strained SOI: Low Temperature Measurement and Correlation with the Surface Morphology , 2007, 2007 IEEE Symposium on VLSI Technology.

[14]  M. Saitoh,et al.  Carrier Transport in (110) nMOSFETs: Subband Structures, Non-Parabolicity, Mobility Characteristics, and Uniaxial Stress Engineering , 2006, 2006 International Electron Devices Meeting.