Strained p-Channel FinFETs With Extended $\Pi$ -Shaped Silicon–Germanium Source and Drain Stressors

Further enhancement of performance in a strained p-channel multiple-gate or fin field-effect transistor (FinFET) device is demonstrated by utilizing an extended-Pi-shaped SiGe source/drain (S/D) stressor compared to that utilizing only Pi-shaped SiGe S/D. With the usage of a longer hydrofluoric acid cleaning time prior to the selective-epitaxy-raised S/D growth, a recess in the buried oxide is formed. This recess allows the subsequent SiGe growth on the fin sidewalls of the S/D regions to extend into the recessed buried oxide to provide a larger compressive stress in the channel for enhanced electrical performance compared to a device with SiGe S/D stressor. Process simulation shows that longitudinal compressive stress in the channel region is higher in a FinFET with extended-Pi-SiGe S/D than that with Pi-SiGe S/D. An enhancement of 26% in the drive current was experimentally observed, demonstrating further boost in enhancement of strained p-channel FinFET with little additional cost using this novel process.

[1]  E. Sleeckx,et al.  Performance improvement of tall triple gate devices with strained SiN layers , 2005, IEEE Electron Device Letters.

[2]  Zoran Krivokapic,et al.  High Performance 45nm CMOS Technology with 20nm Multi-Gate Devices , 2003 .

[3]  J.Y.-C. Sun,et al.  Strained FIP-SOI (finFET/FD/PD-SOI) for sub-65 nm CMOS scaling , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[4]  Yee-Chia Yeo,et al.  Strained N-Channel FinFETs with 25 nm Gate Length and Silicon-Carbon Source/Drain Regions for Performance Enhancement , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[5]  T. Liu,et al.  FinFET Performance Enhancement with Tensile Metal Gates and Strained Silicon on Insulator (sSOI) Substrate , 2006, 2006 64th Device Research Conference.

[6]  Yee-Chia Yeo,et al.  Drive-Current Enhancement in FinFETs Using Gate-Induced Stress , 2006, IEEE Electron Device Letters.

[7]  P. Zeitzoff,et al.  Effects of ALD TiN Metal Gate Thickness on Metal Gate /High-k Dielectric SOI FinFET Characteristics , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[8]  C. Mazure,et al.  Impact of strained-silicon-on-insulator (sSOI) substrate on FinFET mobility , 2006, IEEE Electron Device Letters.

[9]  G. Dewey,et al.  Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[10]  R. Rooyackers,et al.  25% drive current improvement for p-type multiple gate FET (MuGFET) devices by the introduction of recessed Si/sub 0.8/Ge/sub 0.2/ in the source and drain regions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..