Efficient performance modeling of analog integrated circuits via kernel density based sparse regression

With the aggressive scaling of integrated circuit technology, analog performance modeling is facing enormous challenges due to high-dimensional variation space and expensive transistor-level simulation. In this paper, we propose a kernel density based sparse regression algorithm (KDSR) to accurately fit analog performance models where the modeling error is not simply Gaussian due to strong nonlinearity. The key idea of KDSR is to approximate the non-Gaussian likelihood function by using non-parametric kernel density estimation. Furthermore, we adopt Laplace distribution as our prior knowledge to enforce a sparse pattern for model coefficients. The unknown model coefficients are finally determined by using an EM type algorithm for maximum-a-posteriori (MAP) estimation. Our proposed method can be viewed as an iterative and weighted sparse regression algorithm that aims to reduce the estimation bias for model coefficients due to outliers. Our experimental results demonstrate that our proposed KDSR method can achieve superior accuracy over the conventional sparse regression method.

[1]  Radford M. Neal Pattern Recognition and Machine Learning , 2007, Technometrics.

[2]  Xin Li,et al.  Robust Analog/RF Circuit Design With Projection-Based Performance Modeling , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Wangyang Zhang,et al.  Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression , 2010, Design Automation Conference.

[4]  G. Debyser,et al.  Efficient analog circuit synthesis with simultaneous yield and robustness optimization , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[5]  Chenjie Gu,et al.  Bayesian Model Fusion: Large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Xin Li,et al.  Finding deterministic solution from underdetermined equation: Large-scale performance modeling by least angle regression , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[7]  Jean-Olivier Plouchart,et al.  Co-Learning Bayesian Model Fusion: Efficient performance modeling of analog and mixed-signal circuits using side information , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Zhuo Feng,et al.  Performance-Oriented Statistical Parameter Reduction of Parameterized Systems via Reduced Rank Regression , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Rob A. Rutenbar,et al.  Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Xin Li,et al.  Statistical Performance Modeling and Optimization , 2007, Found. Trends Electron. Des. Autom..

[11]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[12]  Glen Kramer,et al.  Application-specific worst case corners using response surfaces and statistical models , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Rouwaida Kanj,et al.  Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data , 2016, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Rob A. Rutenbar,et al.  Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[16]  Trent McConaghy,et al.  High-dimensional statistical modeling and analysis of custom integrated circuits (invited paper) , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[17]  Wangyang Zhang,et al.  Large-scale statistical performance modeling of analog and mixed-signal circuits , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[18]  H. Graeb,et al.  Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility-guided search , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[19]  Xin Li,et al.  Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Zhihua Wang,et al.  An efficient yield optimization method using a two step linear approximation of circuit performance , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[21]  Lawrence T. Pileggi,et al.  Asymptotic Probability Extraction for Nonnormal Performance Distributions , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Weixin Yao,et al.  Kernel Density-Based Linear Regression Estimate , 2013 .

[23]  Xin Li,et al.  Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations , 2008, 2008 45th ACM/IEEE Design Automation Conference.