Performance analysis of single-buffered multistage interconnection networks

A new model for the performance evaluation of single-buffered multistage interconnection networks (MINs) is proposed. Previous models proposed in solving this problem are either not accurate enough or only applicable to a special case where the switching elements (SEs) are 2*2 crossbars. This new model allows the analysis of a MIN with arbitrary sizes of a*a SEs and, through extensive simulations, has been shown to be very accurate. Since only three states are required at each stage of a MIN, this model is efficient computationally.<<ETX>>

[1]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[2]  San-Qi Li,et al.  Performance of a nonblocking space-division packet switch with correlated input traffic , 1992, IEEE Trans. Commun..

[3]  Arif Merchant,et al.  A Markov chain approximation for the analysis of banyan networks , 1991, SIGMETRICS '91.

[4]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[5]  Erwin P. Rathgeb,et al.  Self routing Banyan networks in an ATM-environment , 1988, ICCC.

[6]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[7]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[8]  Erwin P. Rathgeb,et al.  Performance analysis of buffered Banyan networks , 1991, IEEE Trans. Commun..

[9]  Alan Weiss,et al.  The Distribution of Waiting Times in Clocked Multistage Interconnection Networks , 1988, IEEE Trans. Computers.

[10]  Leonard Kleinrock,et al.  Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern , 1991, SIGMETRICS '91.

[11]  John P. Hayes,et al.  Analysis of Multiple-Bus Interconnection Networks , 1986, J. Parallel Distributed Comput..

[12]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[13]  Janak H. Patel,et al.  Memory Interference in Synchronous Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[14]  Laxmi N. Bhuyan,et al.  MVAMIN: Mean Value Analysis Algorithms for Multistage Interconnection Networks , 1991, J. Parallel Distributed Comput..