A fast integrating ADC using precise time-to-digital conversion

A 10-bit 20 Msps integrating ADC is designed using single-slope analog-to-time conversion followed by 20 ps resolution time-to-digital conversion. Simulation study of the circuit is performed and it is shown that the target ADC device is realizable. The layout design, which is under preparation, will be soon submitted for fabrication and the characteristics of the chip will be obtained in the near future.

[1]  Timo Rahkonen,et al.  A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[3]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[4]  T. Matsumura,et al.  A CMOS four-channel*1K time memory LSI with 1-ns/b resolution , 1992 .

[5]  E. Delagnes,et al.  A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock , 2007, IEEE Transactions on Nuclear Science.

[6]  T. Fusayasu,et al.  Development of a pipelined ADC chip for the gas electron multiplier readout , 2005, IEEE Nuclear Science Symposium Conference Record, 2005.