Word Length Selection Method for Controller Implementation on FPGAs Using the VHDL-2008 Fixed-Point and Floating-Point Packages

This paper presents a word length selection method for the implementation of digital controllers in both fixed-point and floating-point hardware on FPGAs. This method uses the new types defined in the VHDL-2008 fixed-point and floating-point packages. These packages allow customizing the word length of fixed and floating point representations and shorten the design cycle simplifying the design of arithmetic operations. The method performs bit-true simulations in order to determine the word length to represent the constant coefficients and the internal signals of the digital controller while maintaining the control system specifications. A mixed-signal simulation tool is used to simulate the closed loop system as a whole in order to analyze the impact of the quantization effects and loop delays on the control system performance. The method is applied to implement a digital controller for a switching power converter. The digital circuit is implemented on an FPGA, and the simulations are experimentally verified.

[1]  V. Dinavahi,et al.  Real-Time Digital Hardware Simulation of Power Electronics and Drives , 2007, 2007 IEEE Power Engineering Society General Meeting.

[2]  J. Acero,et al.  Word length selection method based on mixed simulation for digital PID controllers implemented in FPGA , 2008, 2008 IEEE International Symposium on Industrial Electronics.

[3]  Paolo Mattavelli,et al.  High-Bandwidth Multisampled Digitally Controlled DC–DC Converters Using Ripple Compensation , 2008, IEEE Transactions on Industrial Electronics.

[4]  Romuald Rocher,et al.  Accuracy Constraint Determination in Fixed-Point System Design , 2008, EURASIP J. Embed. Syst..

[5]  Heinrich Meyr,et al.  Design and DSP Implementation of Fixed-Point Systems , 2002, EURASIP J. Adv. Signal Process..

[6]  O. Lucia,et al.  FPGA implementation of a digital controller for a dc-dc converter using floating point arithmetic , 2009, 2009 35th Annual Conference of IEEE Industrial Electronics.

[7]  Manus P. Henry,et al.  An FPGA Implementation of a Digital Coriolis Mass Flow Metering Drive System , 2008, IEEE Transactions on Industrial Electronics.

[8]  Eric Monmasson,et al.  FPGA Design Methodology for Industrial Control Systems—A Review , 2007, IEEE Transactions on Industrial Electronics.

[9]  Y. Fujimoto,et al.  Control System With High-Speed and Real-Time Communication Links , 2008, IEEE Transactions on Industrial Electronics.

[10]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[11]  Zoran A. Salcic,et al.  A floating-point FPGA-based self-tuning regulator , 2006, IEEE Transactions on Industrial Electronics.

[12]  James W. Gray.  PID Routines for MC68HC11K4 and MC68HC11N4 Microcontrollers , 1996 .

[13]  Wonyong Sung,et al.  Simulation-based word-length optimization method for fixed-point digital signal processing systems , 1995, IEEE Trans. Signal Process..

[14]  Moon Ho Lee,et al.  Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector , 2009, EURASIP J. Embed. Syst..

[15]  Mario Porrmann,et al.  The Utilization of Reconfigurable Hardware to Implement Digital Controllers: a Review , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[16]  Zeliang Shu,et al.  Steady-State and Dynamic Study of Active Power Filter With Efficient FPGA-Based Control Algorithm , 2008, IEEE Transactions on Industrial Electronics.

[17]  Wayne Luk,et al.  Unifying bit-width optimisation for fixed-point and floating-point designs , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[18]  Philippe Poure,et al.  Design of power electronic digital controller based on FPGA/SOC using VHDL-AMS language , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[19]  João M. P. Cardoso,et al.  A Methodology to Design FPGA-based PID Controllers , 2006, 2006 IEEE International Conference on Systems, Man and Cybernetics.

[20]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[21]  Russell Tessier,et al.  Floating point unit generation and evaluation for FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[22]  Aleksandar Prodic,et al.  Design and implementation of a digital PWM controller for a high-frequency switching DC-DC power converter , 2001, IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243).

[23]  François Pêcheux,et al.  VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Yvon Savaria,et al.  An automatic word length determination method , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[25]  Joan Carletta,et al.  Determining appropriate precisions for signals in fixed-point IIR filters , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[26]  Sanghamitra Roy,et al.  An Algorithm for Trading Off Quantization Error with Hardware Resources for MATLAB-Based FPGA Design , 2005, IEEE Trans. Computers.

[27]  Ansi Ieee,et al.  IEEE Standard for Binary Floating Point Arithmetic , 1985 .

[28]  R. Cmar,et al.  A methodology and design environment for DSP ASIC fixed point refinement , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[29]  Haibing Hu,et al.  A Floating-point Coprocessor Configured by a FPGA in a Digital Platform Based on Fixed-point DSP for Power Electronics , 2006, 2006 CES/IEEE 5th International Power Electronics and Motion Control Conference.

[30]  Francisco D. Freijedo,et al.  Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms , 2008, IEEE Transactions on Industrial Electronics.

[31]  Daniel Ménard,et al.  Floating-to-Fixed-Point Conversion for Digital Signal Processors , 2006, EURASIP J. Adv. Signal Process..