Applying Features of IEEE 754 to Sign/Logarithm Arithmetic

Various features found in standard floating point arithmetic (IEEE 754) are examined in light of their appropriateness for sign/logarithm arithmetic. The emphasis is on a 32-b word size comparable to IEEE 754 single precision, although other word sizes are possible. A multilayer sign/logarithm format is considered. The lowest layer, similar to previous implementations, would provide only normalized representations but would not provide representations for zero, denormalized values, infinities, and NaNs. The highest layer would provide most of the features found in IEEE 754, including zeros, denormalized values, infinities, and NaNs. Novel algorithms for implementing logarithmic denormalized arithmetic are presented. Simulation results show that the error characteristics of the proposed logarithmic denormalized arithmetic algorithms are similar to those of the denormalized floating point arithmetic in IEEE 754. >

[1]  David W. Matula,et al.  A Simulative Study of Correlated Error Propagation in Various Finite-Precision Arithmetics , 1973, IEEE Transactions on Computers.

[2]  Jerome T. Coonen.  Underflow and the Denormalized Numbers , 1981, Computer.

[3]  N. Kingsbury,et al.  Digital filtering using logarithmic arithmetic , 1971 .

[4]  David M. Lewis.  Hardware accelerators for timing simulation of VLSI digital circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Mark G. Arnold,et al.  Redundant Logarithmic Arithmetic , 1990, IEEE Trans. Computers.

[6]  EARL E. SWARTZLANDER,et al.  Arithmetic for Ultra-High-Speed Tomography , 1980, IEEE Transactions on Computers.

[7]  S J Kidd.  Implementation of the Sign-Logarithm Arithmetic FFT, , 1983 .

[8]  T. J. Sullivan,et al.  VLSI based design of a battery-operated digital hearing aid , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[9]  T. Kurokawa,et al.  Error analysis of recursive digital filters implemented with logarithmic number systems , 1980 .

[10]  Fred J. Taylor,et al.  A 20 Bit Logarithmic Number System Processor , 1988, IEEE Trans. Computers.

[11]  Samuel C. Lee,et al.  FOCUS microcomputer number system , 1979, CACM.

[12]  Samuel C. Lee,et al.  The Focus Number System , 1977, IEEE Transactions on Computers.

[13]  Jan M. Rabaey,et al.  A large-vocabulary real-time continuous-speech recognition system , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[14]  Ansi Ieee,et al.  IEEE Standard for Binary Floating Point Arithmetic , 1985 .

[15]  Earl E. Swartzlander,et al.  Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.

[16]  David M. Lewis.  An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System , 1990, IEEE Trans. Computers.

[17]  David M. Lewis,et al.  Algorithm design for a 30-bit integrated logarithmic processor , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[18]  D. L. Feucht.  Logarithmic number representation in forth , 1989 .

[19]  Tomio Kurokawa,et al.  A Fast and Simple Method for Curve Drawing-A New Approach Using Logarithmic Number System- , 1991 .

[20]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[21]  George M. Papadourakis,et al.  High speed implementation of matrix inversion algorithms in orthogonal systolic architectures , 1988, Conference Proceedings '88., IEEE Southeastcon.