High-Isolation CMOS T/R Switch Design Using a Two-Stage Equivalent Transmission Line Structure

A fully integrated Ku-band transmit/receive (T/R) switch based on a two-stage equivalent transmission line structure has been designed using a 180-nm complementary metal-oxide-semiconductor (CMOS) process. An analysis shows a relation between the series inductance and turn-on resistance for high isolation. A stack structure with feed-forward capacitors was chosen as a means of improving the power-handling capability of the switch. A low insertion loss (IL) of the switch was achieved by eliminating series transistors. The measured minimum ILs of the switch in the transmitter (TX) and receiver (RX) modes are 2.7 dB and 2.3 dB, respectively. The measured isolations in the TX and RX modes are greater than 34 and 25 dB, respectively, from 15 to 18 GHz. The design reaches a measured input 1-dB power compression point ( $IP_{1}dB$ ) of 22 dBm at 17 GHz. The switch achieves stringent isolation, insertion loss, and power-handling capability requirements along with the capability of full integration, demonstrating its great potential for use in fully integrated CMOS T/R chips.

[1]  K.K. O,et al.  15-GHz fully integrated nMOS switches in a 0.13-/spl mu/m CMOS process , 2005, IEEE Journal of Solid-State Circuits.

[2]  C. Patrick Yue,et al.  A Dual-Band SP6T T/R Switch in SOI CMOS With 37-dBm ${ P}_{-0.1\ {\rm {dB}}}$ for GSM/W-CDMA Handsets , 2014, IEEE Transactions on Microwave Theory and Techniques.

[3]  Adrian Tang,et al.  Coupling-Inductor-Based Hybrid mm-Wave CMOS SPST Switch , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  J. Laskar,et al.  A 1.8-GHz 33-dBm $P$ 0.1-dB CMOS T/R Switch Using Stacked FETs With Feed-Forward Capacitors in a Floated Well Structure , 2009, IEEE Transactions on Microwave Theory and Techniques.

[5]  Haifeng Xu,et al.  A 31.3-dBm Bulk CMOS T/R Switch Using Stacked Transistors With Sub-Design-Rule Channel Length in Floated p-Wells , 2007, IEEE Journal of Solid-State Circuits.

[6]  Chaojiang Li,et al.  1W < 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process , 2017, 2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).

[7]  P. R. Verma,et al.  Ultra-Wideband Low-Loss Switch Design in High-Resistivity Trap-Rich SOI With Enhanced Channel Mobility , 2017, IEEE Transactions on Microwave Theory and Techniques.

[8]  C. Nguyen,et al.  Ultra-Compact High-Linearity High-Power Fully Integrated DC–20-GHz 0.18-$\mu{\hbox {m}}$ CMOS T/R Switch , 2007, IEEE Transactions on Microwave Theory and Techniques.

[9]  Dong Hun Shin,et al.  High-Linearity CMOS T/R Switch Design Above 20 GHz Using Asymmetrical Topology and AC-Floating Bias , 2009, IEEE Transactions on Microwave Theory and Techniques.

[10]  Sen Wang,et al.  Design of $X$ -Band RF CMOS Transceiver for FMCW Monopulse Radar , 2009, IEEE Transactions on Microwave Theory and Techniques.

[11]  Gabriel M. Rebeiz,et al.  A Low-Loss 50–70 GHz SPDT Switch in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[12]  A. Furukawa,et al.  A 2.4-GHz-band 1.8-V operation single-chip Si-CMOS T/R-MMIC front-end with a low insertion loss switch , 2001, IEEE J. Solid State Circuits.

[13]  Qiang Li,et al.  CMOS T/R Switch Design: Towards Ultra-Wideband and Higher Frequency , 2007, IEEE Journal of Solid-State Circuits.

[14]  Yue Ping Zhang,et al.  Design and Analysis of Transmit/Receive Switch in Triple-Well CMOS for MIMO Wireless Systems , 2007, IEEE Transactions on Microwave Theory and Techniques.

[15]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[16]  Huei Wang,et al.  A 50 to 94-GHz CMOS SPDT Switch Using Traveling-Wave Concept , 2007, IEEE Microwave and Wireless Components Letters.

[17]  Chen Zhang,et al.  Concurrent Design Analysis of High-Linearity SP10T Switch With 8.5 kV ESD Protection , 2014, IEEE Journal of Solid-State Circuits.

[18]  Yo-Shen Lin,et al.  2.4-GHz Absorptive MMIC Switch for Switched Beamformer Application , 2017, IEEE Transactions on Microwave Theory and Techniques.

[19]  Peng Liu,et al.  Analysis of parasitic effects in triple-well CMOS SPDT switch , 2013 .

[21]  Sorin P. Voinigescu,et al.  A Passive W-Band Imaging Receiver in 65-nm Bulk CMOS , 2010, IEEE Journal of Solid-State Circuits.

[22]  Jin He,et al.  Analysis and Design of 60-GHz SPDT Switch in 130-nm CMOS , 2012, IEEE Transactions on Microwave Theory and Techniques.

[23]  Cam Nguyen,et al.  Concurrent Dual $K/Ka$-Band T/R/Calibration Switch Module With Quasi-Elliptic Dual-Bandpass Frequency Response Implementing Metamaterial Transmission Line and Negative Resistance , 2016, IEEE Transactions on Microwave Theory and Techniques.

[24]  Li Zhao,et al.  Compact 35–70 GHz SPDT Switch With High Isolation for High Power Application , 2017, IEEE Microwave and Wireless Components Letters.

[25]  Shmuel Ravid,et al.  A Bidirectional TX/RX Four-Element Phased Array at 60 GHz With RF-IF Conversion Block in 90-nm CMOS Process , 2010, IEEE Transactions on Microwave Theory and Techniques.

[26]  Kaixue Ma,et al.  DC 30-GHz DPDT Switch Matrix Design in High Resistivity Trap-Rich SOI , 2017, IEEE Transactions on Electron Devices.

[27]  Mehmet Kaynak,et al.  A wideband high isolation CMOS T/R switch for X-band phased array radar systems , 2016, 2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).

[28]  Chul Woo Byeon,et al.  Design and Analysis of the Millimeter-Wave SPDT Switch for TDD Applications , 2013, IEEE Transactions on Microwave Theory and Techniques.

[29]  K. O. Kenneth,et al.  15-GHz fully integrated nMOS switches in a 0.13-μm CMOS process , 2005, IEEE J. Solid State Circuits.

[30]  K. Kang,et al.  A Ku band 4-Element phased array transceiver in 180 nm CMOS , 2017, 2017 IEEE MTT-S International Microwave Symposium (IMS).