IEC system level ESD challenges and effective protection strategy for USB2 interface

We report here a successful OMAP™ system design strategy where TLP information for both the external TVS and the IC pin were combined in an overall simulation procedure that includes the filtering response through the board components. The examples presented here specifically demonstrate the design strategy for a USB2 interface.

[1]  David Pommerenke,et al.  Common-mode and differential-mode analysis of common-mode chokes , 2003, 2003 IEEE Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.03CH37446).

[2]  Charvaka Duvvury,et al.  SPICE simulation methodology for system level ESD design , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[3]  C. Duvvury.  ESD qualification changes for 45nm and beyond , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Harald Gossner,et al.  Study of system ESD codesign of a realistic mobile board , 2011, EOS/ESD Symposium Proceedings.