Analysis and Design of Triple-band Input Matching for CMOS Low-noise Amplifier

This paper presents the analysis and design of a triple-band low-noise amplifler (LNA) fabricated in a 0.18"m CMOS process. The triple-band operation is achieved by adding a switch component in a dual-band input network of an LNA, so that it can function at 2.5, 3.5, and 5.2GHz. The proposed method can efiectively decrease the chip area as compared to conventional designs. In addition, based on the design procedures provided in this paper, the component values of the triple-band input network can be accurately calculated to reduce the complication of the circuit design.

[1]  Oliver Chiu-sing Choy,et al.  A Fully Differential Band-Selective Low-Noise Amplifier for MB-OFDM UWB Receivers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Huey-Ru Chuang,et al.  A fully-integrated 2.4/5.7 GHz concurrent dual-band 0.18 mu m CMOS LNA for an 802.11 WLAN direct conversion receiver , 2004 .

[3]  Yang Wang,et al.  Design of a fully integrated concurrent triple-band CMOS low noise amplifier , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[4]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[5]  Zuo-Min Tsai,et al.  A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors , 2006, IEEE Transactions on Microwave Theory and Techniques.

[6]  P. Fontaine,et al.  A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process , 2006, IEEE Journal of Solid-State Circuits.

[7]  A. Neviani,et al.  A fully integrated differential CMOS LNA for 3-5-GHz ultrawideband wireless receivers , 2006, IEEE Microwave and Wireless Components Letters.

[8]  S. Kiaei,et al.  A pseudo-concurrent 0.18 /spl mu/m multi-band CMOS LNA , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.