Finite Element Analysis and Experiment Validation of Highly Reliable Silicon and Glass Interposers-to-Printed Wiring Board SMT Interconnections

Interposers that support high input/output density are becoming critical for system miniaturization and high performance. Silicon and glass are emerging as the primary candidates for such high-density interposers, due to their outstanding dimensional stability, which enables layer-to-layer wiring with small vias. However, silicon and glass have very low coefficient of thermal expansion (CTE), 3-8 ppm/°C, compared with organic printed wiring board (PWB), which has a CTE of 12-18 ppm/°C. The large CTE mismatch between interposer and board raises reliability concern with the ball grid array interconnections. In this paper, compliant dielectric build-up layers laminated on silicon and glass interposers are explored as stress buffers to reduce the strain accumulated in solder interconnections. Finite element method was used to analyze the thermo-mechanical reliability of the interconnections, and predict the fatigue life of solder joints. Three types of low-CTE interposer materials were studied, low-CTE glass (3 ppm/°C), high-CTE glass (8 ppm/°C), and silicon (2.7 ppm/°C). Test vehicles with the above three interposers at a size of 7.2 mm × 7.2 mm with 25-μm-thick polymer stress buffers laminated on both sides were fabricated, and assembled on organic FR-4 boards using Sn96.5Ag3Cu0.5 solder. The reliability of the solder interconnections, with the three different test vehicles, was studied using thermal cycling test from -40 °C to 125 °C. The high-CTE glass sample was observed to survive 1800 thermal cycles before the first failure was detected in one of the corner joints. Experimental results of fatigue life of interconnections agreed well with finite element modeling results, and reliable interconnections between low-CTE interposer and organic PWB using stress buffers were demonstrated. Based on the validated model, parametric study was conducted to explore the influence of geometry and material properties of interposer on the thermo-mechanical reliability of the solder interconnections, as a guideline for interconnection design of similar interposers.

[1]  Vempati Srinivasa Rao,et al.  Bed of nails - 100 microns pitch wafer level interconnections process , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[2]  John H. Lau,et al.  Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package , 2009, 2009 59th Electronic Components and Technology Conference.

[3]  Dongkai Shangguan,et al.  Lead-free Solder Interconnect Reliability , 2005 .

[4]  C. Kao,et al.  Interfacial reaction issues for lead-free electronic solders , 2006 .

[5]  Rao Tummala,et al.  Design and demonstration of low cost, panel-based polycrystalline silicon interposer with through-package-vias (TPVs) , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[6]  Muhannad S. Bakir,et al.  Sea of leads ultra high-density compliant wafer-level packaging technology , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[7]  Chi‐Man Lawrence Wu,et al.  Properties of lead-free solder alloys with rare earth element additions , 2004 .

[8]  Sudipta K. Ray,et al.  An advanced multichip module (MCM) for high-performance UNIX servers , 2002, IBM J. Res. Dev..

[9]  Rao Tummala,et al.  Design, fabrication and characterization of low-cost glass interposers with fine-pitch through-package-vias , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[10]  J. Lau,et al.  Thermal-fatigue life prediction equation for wafer-level chip scale package (WLCSP) lead-free solder joints on lead-free printed circuit board (PCB) , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[11]  H. Reichl,et al.  Fatigue life models for SnAgCu and SnPb solder joints evaluated by experiments and simulation , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[12]  Venky Sundaram,et al.  Trend from ICs to 3D ICs to 3D systems , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[13]  Fu Guo,et al.  Effects of reflow on wettability, microstructure and mechanical properties in lead-free solders , 2000 .

[14]  T. Wang,et al.  Studies on a novel flip-chip interconnect structure. Pillar bump , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[15]  B. Michel,et al.  Thermomechanical design for reliability of WLPs with compliant interconnects , 2005, 2005 7th Electronic Packaging Technology Conference.

[16]  Herbert Reichl,et al.  Wafer level package using double balls , 2000, Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (Cat. No.00TH8507).

[17]  Q. Han,et al.  Design and optimization of thermo-mechanical reliability in wafer level packaging , 2010, Microelectron. Reliab..

[18]  Yuan Li,et al.  Accurate predictions of flip chip BGA warpage , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[19]  S. L. Ngoh,et al.  Effect of Stress State on Growth of Interfacial Intermetallic Compounds Between Sn-Ag-Cu Solder and Cu Substrates Coated with Electroless Ni Immersion Au , 2008 .