论文信息 - SPICE for Nano-regime VLSI Design - A Simulation Study

SPICE for Nano-regime VLSI Design - A Simulation Study

Very large scale integration (VLSI) circuit homes a very huge number of components on the chip. Simulation studies along with analytical analysis are needed to design and validate the functionality of the VLSI circuits, before finally fabricating them. For this purpose detailed case studies of SPICE simulations of the circuits are carried out. Therefore, the present work explains in details how SPICE can be used for simulation of electronic circuits in nanotechnology regime.

Rajeevan Chandel | Ashwani Kumar Chandel | R. Chandel | A. Chandel

[1] M.-C. Shiau,et al. Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters , 1990 .

[2] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[3] Chenming Hu,et al. Modeling Advanced FET Technology in a Compact Model , 2006, IEEE Transactions on Electron Devices.

[4] Eby G. Friedman,et al. Repeater design to reduce delay and power in resistive interconnect , 1998 .

[5] J.C.M. Hwang,et al. Modeling and Characterization of Effects of Dummy-Gate Bias on LDMOSFETs , 2007, IEEE Transactions on Electron Devices.

[6] C.D. Wright,et al. Parameterized SPICE model for a phase-change RAM device , 2006, IEEE Transactions on Electron Devices.

[7] Byung-Gook Park,et al. A practical SPICE model based on the physics and characteristics of realistic single-electron transistors , 2002 .

[8] Rajeevan Chandel,et al. Repeater insertion in global interconnects in VLSI circuits , 2005 .

[9] Junlin Zhou,et al. SPICE models for flicker noise in p-MOSFETs in the saturationregion , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .