论文信息 - A 0.5W 64kB Snoopy Cache Memory With Flexible Expandability - 字舞流文

A 0.5W 64kB Snoopy Cache Memory With Flexible Expandability

Yukihiro Fujimoto | Kazutaka Nogami | Kiyoshi Kobayashi | Kazuhiro Sawada | Tsukasa Shirotori | T. Kobayashi | Y. Biwaki | H. Nohara | M. Kobayashi

[1] O. Nishii,et al. Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[2] T. Watanabe. An 8Kbyte intelligent cache memory , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3] K. Sato,et al. A circuit design of 32Kbyte integrated cache memory , 1988, Symposium 1988 on VLSI Circuits.

[4] M. Peters,et al. An on-chip 72 K pseudo two-port cache memory subsystem , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.