Investigation of BTI reliability for monolithic 3D 6T SRAM with ultra-thin-body GeOI MOSFETs

This paper investigates the impacts of negative and positive bias temperature instabilities (NBTI and PBTI) on the stability and performance of ultra-thin-body (UTB) GeOI 6T SRAM cells integrated in monolithic 3D scheme with interlayer coupling. Various bitcell layouts with different gate alignments of transistors from distinct layers are investigated. The worst case stress scenarios for read and write operations are analyzed. The optimized monolithic 3D UTB GeOI SRAM with the pulldown NFET tier stacked over the pull-up PFET tier and under forward PFET back-gate bias shows improvements in read stability and cell read-access time compared with the 2D UTB GeOI SRAM. Monolithic 3D UTB GeOI SRAM with high threshold voltage (Vth) design can enhance the improvements in stability and performance over 2D SRAM. Moreover, the optimized monolithic 3D UTB GeOI SRAM can mitigate the temporal degradations in stability and performance due to BTI stress because the BTI induced Vth degradations can be suppressed by interlayer coupling in monolithic 3D scheme.

[1]  L. Pantisano,et al.  Understanding and Optimization of Hot-Carrier Reliability in Germanium-on-Silicon pMOSFETs , 2009, IEEE Transactions on Electron Devices.

[2]  C. Chuang,et al.  FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics , 2011, IEEE Transactions on Electron Devices.

[3]  M. Alam,et al.  A Comparative Study of Different Physics-Based NBTI Models , 2013, IEEE Transactions on Electron Devices.

[4]  M. Meuris,et al.  High Mobility Strained Ge pMOSFETs With High-$\kappa$ /Metal Gate , 2007, IEEE Electron Device Letters.

[5]  Kaushik Roy,et al.  Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[7]  B. Kaczer,et al.  Characterization of Electron Traps in Si-Capped Ge MOSFETs With $\hbox{HfO}_{2}/\hbox{SiO}_{2}$ Gate Stack , 2012, IEEE Electron Device Letters.

[8]  O. Faynot,et al.  GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current , 2010, IEEE Electron Device Letters.

[9]  S. Mukhopadhyay,et al.  Through-Oxide-Via-Induced Back-Gate Effect in 3-D Integrated FDSOI Devices , 2011, IEEE Electron Device Letters.

[10]  J. Hoyt,et al.  Ultrathin Strained-Ge Channel P-MOSFETs With High-$K$ /Metal Gate and Sub-1-nm Equivalent Oxide Thickness , 2012, IEEE Electron Device Letters.

[11]  C.H. Yu.  The 3rd dimension-More Life for Moore's Law , 2006, 2006 International Microsystems, Package, Assembly Conference Taiwan.

[12]  R. Fabian Pease,et al.  Low-Temperature Monolithic Three-Layer 3-D Process for FPGA , 2013, IEEE Electron Device Letters.

[13]  Jerome Mitard,et al.  Improvement in NBTI reliability of Si-passivated Ge/high-k/metal-gate pFETs , 2009 .

[14]  Kinam Kim,et al.  A 500-MHz DDR High-Performance 72-Mb 3-D SRAM Fabricated With Laser-Induced Epitaxial c-Si Growth Technology for a Stand-Alone and Embedded Memory Application , 2010, IEEE Transactions on Electron Devices.

[15]  Jerome Mitard,et al.  Energy Distribution of Positive Charges in ${\rm Al}_{2}{\rm O}_{3}{\rm GeO}_{2}/{\rm Ge}$ pMOSFETs , 2014, IEEE Electron Device Letters.