CPLTM Technology is a promising resolution enhancement technique (RET) to increase the lithography process window at small feature line widths. Successful introduction of a reticle based RET needs to address several reticle manufacturing areas. One key area is reticle inspection. A CPL reticle inspection study has been completed and a best known methodology (BKM) devised. Use of currently available inspection tools and options provides a robust solution for die-to-die inspection. Die-to-database inspection challenges and solutions for optically completed CPL reticles are discussed. Core to the devised BKM is the concept of in-process inspections where the highest sensitivity inspection may not necessarily be performed after the last manufacturing step. The rationale for this BKM is explained in terms of actual manufacturing process flow and most likely defect sources. This rationale also has implications for programmed defect test mask designs in that the choice of defect types need to be linked to a plausible source in the manufacturing process. Often, the choice of a programmed defect type ignores the fact that a naturally occurring defect's origin is early in the manufacturing process and would be detected and either repaired or the reticle rejected before subsequent manufacturing steps. Therefore, certain programmed defect types may not be representative of what should be expected on a production mask. Examples such defects are discussed.
[1]
John S. Petersen,et al.
Binary halftone chromeless PSM technology for λ/4;optical lithography
,
2001,
SPIE Advanced Lithography.
[2]
Will Conley,et al.
The application of CPL reticle technology for the 0.045-mm node
,
2004,
SPIE Advanced Lithography.
[3]
J. Fung Chen,et al.
Low k1 lithography patterning option for the 90-nm and 65-nm nodes
,
2003,
Photomask Japan.
[4]
John S. Petersen,et al.
Complex 2D pattern lithography at λ/4 resolution using chromeless phase lithography (CPL)
,
2002,
SPIE Advanced Lithography.
[5]
Will Conley,et al.
Extending KrF to 100-nm imaging with high-NA- and chromeless phase lithography technology
,
2002,
SPIE Advanced Lithography.
[6]
Darren Taylor.
Inspection Capability of Chromeless Phase-Shift Masks for the 90-nm Node
,
2002,
Photomask Technology.
[7]
Jung-Min Sohn,et al.
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
,
2003,
SPIE Photomask Technology.