Experience with executing shared memory programs using fine-grain communication and multithreading in EM-4
暂无分享,去创建一个
Mitsuhisa Sato | Shuichi Sakai | Yuetsu Kodama | Yoshinori Yamaguchi | Y. Kodama | S. Sakai | Y. Yamaguchi | M. Sato
[1] Jonathan Rose. The Parallel Decomposition and Implementation of an Integrated Circuit Global Router , 1988, PPOPP/PPEALS.
[2] Toshitsugu Yuba,et al. An Architecture Of A Dataflow Single Chip Processor , 1989, The 16th Annual International Symposium on Computer Architecture.
[3] Bob Boothe,et al. Improved multithreading techniques for hiding communication latency in multiprocessors , 1992, ISCA '92.
[4] Dean M. Tullsen,et al. Limitations Of Cache Prefetching On A Bus-based Multiprocessor , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[5] Anoop Gupta,et al. Comparative evaluation of latency reducing and tolerating techniques , 1991, ISCA '91.
[6] Anoop Gupta,et al. SPLASH: Stanford parallel applications for shared-memory , 1992, CARN.
[7] T. Mowry,et al. Comparative evaluation of latency reducing and tolerating techniques , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.
[8] Mitsuhisa Sato,et al. EMC-Y: parallel processing element optimizing communication and computation , 1993, ICS '93.
[9] T. Yuba,et al. An architecture of a dataflow single chip processor , 1989, ISCA '89.
[10] Mitsuhisa Sato,et al. Thread-based programming for the EM-4 hybrid dataflow machine , 1992, ISCA '92.