Exploring Boolean and non-Boolean computing with spin torque devices

In this paper we discuss the potential of emerging spin-torque devices for computing applications. Recent proposals for spin-based computing schemes may be differentiated as `all-spin' vs. hybrid, programmable vs. fixed, and, Boolean vs. non-Boolean. Allspin logic-styles may offer high area-density due to small form-factor of nano-magnetic devices. However, circuit and system-level design techniques need to be explored that leaverage the specific spin-device characterisitcs to achieve energy-efficiency, performance and reliability comparable to those of CMOS. The non-volatility of nano-magnets can be exploited in the design of energy and area-efficient programmable logic. In such logic-styles, spin-devices may play the dual-role of computing as well as memory-elements that provide field-programmability. Spin-based threshold logic design is presented as an example. Emerging spintronic phenomena may lead to ultra-low-voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. Such devices may be suitable for non-Boolean data-processing applications which involve analog processing. Integration of such spin-torque devices with charge-based devices like CMOS and resistive memory can lead to highly energy-efficient information processing hardware for applicatons like pattern-matching, neuromorphic-computing, image-processing and data-conversion. Towards the end, we discuss the possibility of applying emerging spin-torque switches in the design of energy-efficient global interconnects, for future chip multiprocessors.

[1]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[2]  Kaushik Roy,et al.  Spintronic Switches for Ultralow Energy On-Chip and Interchip Current-Mode Interconnects , 2013, IEEE Electron Device Letters.

[3]  D. Apalkov,et al.  Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion , 2012, 1210.3049.

[4]  K. Roy,et al.  Spin-Based Neuron Model With Domain-Wall Magnets as Synapse , 2012, IEEE Transactions on Nanotechnology.

[5]  Lionel Torres,et al.  New nonvolatile FPGA concept using magnetic tunneling junction , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[6]  Rui Zhang,et al.  Synthesis and optimization of threshold logic networks with application to nanotechnologies , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[7]  Kaushik Roy,et al.  Low-power functionality enhanced computation architecture using spin-based devices , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[8]  David Blaauw,et al.  A 95fJ/b current-mode transceiver for 10mm on-chip interconnect , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.

[10]  Kaushik Roy,et al.  Cognitive computing with spin-based neural networks , 2012, DAC Design Automation Conference 2012.

[11]  K. Roy,et al.  Spin neuron for ultra low power computational hardware , 2012, 70th Device Research Conference.

[12]  T. Kimura,et al.  Switching magnetization of a nanoscale ferromagnetic particle using nonlocal spin injection. , 2006, Physical review letters.

[13]  C. Ross,et al.  Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires , 2012, IEEE Magnetics Letters.

[14]  K. Roy,et al.  Boolean and non-Boolean computation with spin devices , 2012, 2012 International Electron Devices Meeting.

[15]  Kaushik Roy,et al.  Proposal For Neuromorphic Hardware Using Spin Devices , 2012, ArXiv.

[16]  Dmitri E. Nikonov,et al.  Uniform Methodology of Benchmarking Beyond-CMOS Devices , 2012 .

[17]  Kaushik Roy,et al.  Ultra low energy analog image processing using spin based neurons , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[18]  S. Fukami,et al.  Low-current perpendicular domain wall motion cell for scalable high-speed MRAM , 2006, 2009 Symposium on VLSI Technology.

[19]  Kaushik Roy,et al.  Ultra-low Energy, High-Performance Dynamic Resistive Threshold Logic , 2013, ArXiv.

[20]  Jacques-Olivier Klein,et al.  Low power, high reliability magnetic flip-flop , 2010 .

[21]  William J. Dally,et al.  Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.

[22]  M Yamanouchi,et al.  Velocity of domain-wall motion induced by electrical current in the ferromagnetic semiconductor (Ga,Mn)As. , 2006, Physical review letters.

[23]  W. Lu,et al.  CMOS compatible nanoscale nonvolatile resistance switching memory. , 2008, Nano letters.

[24]  Ligang Gao,et al.  Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[25]  Anand Raghunathan,et al.  Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors , 2013, 2013 IEEE SENSORS.

[26]  L. Pileggi,et al.  Novel STT-MTJ Device Enabling All-Metallic Logic Circuits , 2012, IEEE Transactions on Magnetics.

[27]  Kaushik Roy,et al.  Exploring the design of ultra-low energy global interconnects based on spin-torque switches , 2013, 2013 IEEE International Electron Devices Meeting.

[28]  L. Buda-Prejbeanu,et al.  Fast current-induced domain-wall motion controlled by the Rashba effect. , 2011, Nature materials.

[29]  D. E. Nikonov,et al.  Uniform methodology for benchmarking beyond-CMOS logic devices , 2012, 2012 International Electron Devices Meeting.

[30]  Xiaofeng Yao,et al.  Programmable spintronic logic devices for reconfigurable computation and beyond - History and outlook , 2008 .

[31]  Kaushik Roy,et al.  Design of ultra high density and low power computational blocks using nano-magnets , 2013, International Symposium on Quality Electronic Design (ISQED).

[32]  Kaushik Roy,et al.  Ultra low power associative computing with spin neurons and resistive crossbar memory , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).