Directions in future high end processors
暂无分享,去创建一个
Results based on a new cycle-time model are presented to demonstrate performance trends for complex bipolar ECL-CSEF and CMOS processors. It is shown that performance constraints are quite different for these two systems. For a given design the performance of a CMOS processor is tied to lithography, whereas future CSEF bipolar processors will be gated primarily by the power density capability of the package. Liquid nitrogen temperature (LN/sub 2/) CMOS is seen as having the potential to become the highest performance technology for mainframe uniprocessors.<<ETX>>
[1] W. R. Heller,et al. Wirability-designing wiring space for chips and chip packages , 1984, IEEE Design & Test of Computers.
[2] R. Dennard,et al. Experimental technology and performance of 0.1-mm-gate-length FETs operated at liquid nitrogen temperature , 1990 .
[3] W. Donath. Wire length distribution for placements of computer logic , 1981 .
[4] A. Masaki,et al. Possibilities of CMOS Mainframe and its Impact on Technology R&D , 1991, 1991 Symposium on VLSI Technology.