High-Speed Tree-based 64-Bit Binary Comparator using New Approach

High-speed tree-based 64-bit binary comparator using new approach is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications are done in existing 64-bit binary comparator design to improve the speed of the circuit. Comparison between modified and existing 64-bit binary comparator designs is calculated by simulation that is performed at 90nm technology in Tanner EDA Tool.

[1]  Marco Lanuzza,et al.  A new low-power high-speed single-clock-cycle binary comparator , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2]  Stefania Perri,et al.  Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  David Li,et al.  A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparator , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[5]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[6]  Wolfgang Henseler,et al.  Digital Design , 2003 .

[7]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .