Post-silicon Debugging of a Single Building Block
暂无分享,去创建一个
In this chapter, we analyze the factors that complicate the post-silicon debugging of a single SOC building block. In Sect. 2.1, we first introduce a formal finite state machine (FSM) description, to capture the cycle-accurate behavior of a single building block. To debug the silicon implementation of the corresponding building block, we can subsequently use the debug process described in Sect. 1.3 to compare its behavior to the behavior that is captured by this description. In doing so, we identify however six factors in Sect. 2.2 that complicate (the application of) this process. We conclude this chapter with a summary in Sect. 2.3.
[1] Edward F. Moore,et al. Gedanken-Experiments on Sequential Machines , 1956 .
[2] Jeffrey D. Ullman,et al. Introduction to Automata Theory, Languages and Computation , 1979 .
[3] Calvin C. Elgot,et al. Review: George H. Mealy, A Method for Synthesizing Sequential Circuits , 1957 .
[4] George H. Mealy,et al. A method for synthesizing sequential circuits , 1955 .