BILBO-friendly hybrid BIST architecture with asymmetric polynomial reseeding

By advances in technology, integrated circuits have come to include more functionality and more complexity in a single chip. Although methods of testing have improved, but the increase in complexity of circuits, keeps testing a challenging problem. Two important challenges in testing of digital circuits are test time and accessing the circuit under test (CUT) for testing. These challenges become even more important in complex system on chip (SoC) zone. This paper presents a multistage test strategy to be implemented on a BIST architecture for reducing test time of a simple core as solution for more global application of SoC testing strategy. This strategy implements its test pattern generation and output response analyzer in a BILBO architecture. The proposed method benefits from an irregular polynomial BILBO (IP-BILBO) structure to improve its test results. Experimental results on ISCAS-89 benchmark circuits show an average of 35% improvement in test time in proportion to pervious work.

[1]  D. Cazacu,et al.  Notice of Violation of IEEE Publication PrinciplesTime minimization of hybrid BIST for systems-on-chip , 2008, 2008 31st International Spring Seminar on Electronics Technology.

[2]  Emmanouil Kalligeros,et al.  LFSR-based test-data compression with self-stoppable seeds , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Syed Zahidul Islam,et al.  LFSR based fast seed selection technique reducing test time of IDDQ testing , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[4]  Dimitrios Kagaris.  A unified method for phase shifter computation , 2005, TODE.

[5]  A. Zafiu,et al.  Notice of Violation of IEEE Publication PrinciplesCost minimization for ASIC hybrid BIST designs , 2009, 2009 32nd International Spring Seminar on Electronics Technology.

[6]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[7]  Abu Khari bin A'ain,et al.  Hybrid built-in self test (BIST) for sequential circuits , 2009, 2009 Innovative Technologies in Intelligent Systems and Industrial Applications.

[8]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[9]  Laurent Alaus,et al.  A new reconfigurable Linear FeedBack Shift Register organization to improve SDR design , 2009, 2009 3rd International Conference on Signals, Circuits and Systems (SCS).

[10]  Zainalabedin Navabi.  Digital System Test and Testable Design: Using HDL Models and Architectures , 2010 .

[11]  Ayaz Ahmad,et al.  Critical role of primitive polynomials in an LFSR based testing technique , 1988 .

[12]  Edward McCluskey,et al.  Built-In Self-Test Structures , 1985, IEEE Design & Test of Computers.

[13]  Raimund Ubar,et al.  Hybrid BIST Optimization Using Reseeding and Test Set Compaction , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[14]  Indranil Sengupta,et al.  A Hybrid Test Architecture to Reduce Test Application Time in Full Scan Sequential Circuits , 2009, 2009 Annual IEEE India Conference.

[15]  Spyros Tragoudas,et al.  Pseudoexhaustive TPG with a provably low number of LFSR seeds , 2000, Proceedings 2000 International Conference on Computer Design.

[16]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[17]  Sungho Kang,et al.  Increasing encoding efficiency of LFSR reseeding-based test compression , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Dimitrios Kagaris,et al.  Minimization of Linear Dependencies Through the Use of Phase Shifters , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Krishnendu Chakrabarty,et al.  Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.