Deductive fault simulation algorithm based on fault collapsing
暂无分享,去创建一个
[1] Douglas B. Armstrong,et al. A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.
[2] J. Rajski,et al. Reconvergent fanout analysis and fault simulation complexity of combinational circuits , 1987 .
[3] Y. Kitamura. Exact critical path tracing fault simulation on massively parallel processor AAP2 , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[4] Wei Daozheng. Parallel critical path tracing—A fault simulation algorithm for combinational circuits , 1990 .
[5] Janusz Rajski,et al. A method of fault simulation based on stem regions , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] P. R. Menon,et al. Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.