RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction
暂无分享,去创建一个
[1] Jacob K. White,et al. FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Mattan Kamon,et al. FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .
[3] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[4] Ibrahim N. Hajj,et al. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] John Lillis,et al. Interconnect Analysis and Synthesis , 1999 .
[6] Hiroto Yasuura,et al. A bus delay reduction technique considering crosstalk , 2000, DATE '00.
[7] Sung-Mo Kang,et al. A low energy encoding technique for reduction of coupling effects in SoC interconnects , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).
[8] Lei He,et al. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization , 2000, ISPD '00.
[9] Kurt Keutzer,et al. Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[10] Anantha Chandrakasan,et al. Reducing bus delay in submicron technology using coding , 2001, ASP-DAC '01.
[11] Raminderpal Singh. FASTHENRY: A MultipoleAccelerated 3D Inductance Extraction Program , 2002 .
[12] B.L. Krauter,et al. Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[13] Yehea I. Ismail. On-chip inductance cons and pros , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[14] M.A. Elgamel,et al. Interconnect noise analysis and optimization in deep submicron technology , 2003, IEEE Circuits and Systems Magazine.
[15] Jun Chen,et al. Determination of worst-case crosstalk noise for non-switching victims in GHz+ interconnects , 2003, ASP-DAC '03.
[16] Louise Trevillyan,et al. An integrated environment for technology closure of deep-submicron IC designs , 2004, IEEE Design & Test of Computers.
[17] Rafael Escovar,et al. Optimal design of clock trees for multigigahertz applications , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.