3.3 A 25Gb/s multistandard serial link transceiver for 50dB-loss copper cable in 28nm CMOS
暂无分享,去创建一个
Keiichi Higeta | Yuichi Ito | Takashi Kawamoto | Kenji Kogo | Fumio Yuki | Takayasu Norimatsu | Norio Nakajima | Masatoshi Hasegawa | Takemasa Komori | Masatoshi Tsuge | Tatsunori Usugi | Tomofumi Hokari | Hideki Koba | Junya Nasu | Tsuneo Kawamata | Seiichi Umai | Takashi Muto | Takeo Yamashita | Naohiro Kohmu
[1] Amaresh Malipatil,et al. 2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[2] Bo Zhang,et al. 3.1 A 28Gb/s multi-standard serial-link transceiver for backplane applications in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[3] W. Walker,et al. A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Elad Alon,et al. A mixed-signal 32-coefficient RX-FFE 100-coefficient DFE for an 8Gb/s 60GHz receiver in 65nm LP CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[5] Pervez M. Aziz,et al. A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.
[6] Thomas Toifl,et al. A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology , 2012, 2012 IEEE International Solid-State Circuits Conference.
[7] Keiichi Higeta,et al. 3.2 multi-standard 185fsrms 0.3-to-28Gb/s 40dB backplane signal conditioner with adaptive pattern-match 36-Tap DFE and data-rate-adjustment PLL in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.