Efficient design diversity estimation for combinational circuits

Redundant systems are designed using multiple copies of the same resource (e.g., a logic network or a software module) in order to increase system dependability: Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of "different" implementations of the same logic function. In a recent paper, we presented a metric to quantify diversity among several designs. The problem of calculating the diversity metric is NP-complete (i.e., can be of exponential complexity). In this paper, we present efficient techniques to estimate the value of the design diversity metric. For datapath designs, we have formulated very fast techniques to calculate the value of the metric by taking advantage of the regularity in the datapath structures. For general combinational logic circuits, we present an adaptive Monte-Carlo simulation technique for estimating accurate bounds on the value of the metric.

[1]  John S. Liptay,et al.  A high-frequency custom CMOS S/390 microprocessor , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[2]  Michael R. Lyu,et al.  Assuring Design Diversity in N-Version Software: A Design Paradigm for N-Version Programming , 1992 .

[3]  Algirdas Avizienis,et al.  Fault Tolerance by Design Diversity: Concepts and Experiments , 1984, Computer.

[4]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[6]  Edward J. McCluskey,et al.  Common-mode failures in redundant VLSI systems: a survey , 2000, IEEE Trans. Reliab..

[7]  J. H. Lala,et al.  Architectural principles for safety-critical real-time applications , 1994, Proc. IEEE.

[8]  Edward J. McCluskey,et al.  A Design Diversity Metric and Analysis of Redundant Systems , 2002, IEEE Trans. Computers.

[9]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[10]  Edward J. McCluskey,et al.  Probability models for pseudorandom test sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Kilin To.  Fault Folding for Irredundant and Redundant Combinational Circuits , 1973, IEEE Transactions on Computers.

[12]  Ronald Riter,et al.  Modeling and testing a critical fault-tolerant multi-process system , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[13]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[14]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[15]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[16]  EDWARD J. McCLUSKEY,et al.  Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.

[17]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[18]  John S. Liptay,et al.  A high-frequency custom CMOS S/390 microprocessor , 1997, IBM J. Res. Dev..

[19]  Rajeev Motwani,et al.  Randomized Algorithms , 1995, SIGA.

[20]  Edward J. McCluskey,et al.  Design diversity for concurrent error detection in sequential logic circuits , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[21]  Pascal Traverse,et al.  AIRBUS A320/A330/A340 electrical flight controls - A family of fault-tolerant systems , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[22]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[23]  Subhasish Mitra,et al.  DESIGN DIVERSITY FOR REDUNDANT SYSTEMS , 1999 .

[24]  Dhiraj K. Pradhan,et al.  Fault-tolerant computer system design , 1996 .

[25]  J. Savir.  Improved cutting algorithm , 1990 .

[26]  Lisa Spainhower,et al.  IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective , 1999, IBM J. Res. Dev..

[27]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .