Path-delay-fault testable nonscan sequential circuits

In this paper we show that any finite state machine can be implemented by a fully path-delay-fault testable nonscan sequential circuit. Synthesis methods are proposed, which use a one-hot encoding of states, a special circuit structure and at most one additional input. Combined with existing synthesis techniques for delay-fault testable combinational circuits, these methods can produce nonscan sequential circuits in which every path has a robust or validatable nonrobust test. >

[1]  Vishwani D. Agrawal,et al.  Design for Testability for Path Delay Faults in Sequential Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Sudhakar M. Reddy,et al.  Design of robustly testable combinational logic circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Irith Pomeranz,et al.  SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[4]  Sumit DasGupta,et al.  A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI , 1982, ITC.

[5]  Srinivas Devadas.  Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[6]  Kwang-Ting Cheng,et al.  A functional fault model for sequential machines , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Kurt Keutzer,et al.  Validatable nonrobust delay-fault testable circuits via logic synthesis , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Kurt Keutzer,et al.  Delay-fault test generation and synthesis for testability under a standard scan design methodology , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Sandip Kundu,et al.  Design of scan-based path delay testable sequential circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[12]  Alfred V. Aho,et al.  An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours , 1991, IEEE Trans. Commun..

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.