Implementation of Decimal - Floating Point ALU Component on Reconfigurable Logic

This paper presents the FPGA implementation of a Decimal Floating Point (DFP) arithmetic unit. The design performs addition, subtraction and multiplication on 64-bit operands that use the IEEE 754-2008 DPD encoding of DFP numbers. The design uses an equal bypass adder, this adder reduces the power consumption and it also reduces the delay by reducing the gate count. The design also uses barrel shifter instead of sequential shifter to reduce delay. Also 64 bit parallel BCD multiplier is used to perform fixed point multiplication. The proposed DFP arithmetic unit supports operations on the decimal64 format and it is easily extendable for the decimal128 format.

[1]  Michael J. Schulte,et al.  A parallel IEEE P754 decimal floating-point multiplier , 2007, 2007 25th International Conference on Computer Design.

[2]  Peter-Michael Seidel,et al.  A dual precision IEEE floating-point multiplier , 2000, Integr..

[3]  Michael F. Cowlishaw,et al.  Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[4]  Michael J. Schulte,et al.  A Combined Decimal and Binary Floating-Point Multiplier , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.

[5]  Yin-Tsung Hwang,et al.  Low Power Multipliers Using Enhenced Row Bypassing Schemes , 2007, 2007 IEEE Workshop on Signal Processing Systems.

[6]  Jianguo Hu,et al.  A low-power parallel multiplier based on Optimized-Equal-Bypassing-Technique , 2013, 2013 IEEE Third International Conference on Information Science and Technology (ICIST).

[7]  Michael J. Schulte,et al.  Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[8]  Jia Di,et al.  Power-aware pipelined multiplier design based on 2-dimensional pipeline gating , 2003, GLSVLSI '03.

[9]  Gustavo Sutter,et al.  A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor , 2011, 2011 VII Southern Conference on Programmable Logic (SPL).

[10]  George Economakos,et al.  A mixed style architecture for low power multipliers based on a bypass technique , 2010, 5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[11]  Gregory B. Zyner,et al.  167 MHz radix-4 floating point multiplier , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[12]  John Harrison,et al.  A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).

[13]  Amir Kaivani,et al.  Binary-coded decimal digit multipliers , 2007, IET Comput. Digit. Tech..

[14]  Oscal T.-C. Chen,et al.  Low-power multiplier optimized by Partial-Product Summation and adder cells , 2009, 2009 IEEE International Symposium on Circuits and Systems.