论文信息 - CMOS digital duty cycle correction circuit for multi-phase clock

CMOS digital duty cycle correction circuit for multi-phase clock

A digital duty cycle correction circuit with a fixed-delay rising-edge output is proposed for use in applications with the multi-phase clock and the standby mode. Two integrators are used in the duty cycle detector to eliminate the effect of reference voltage variations. The output duty cycle is adjusted to 50/spl plusmn/0.25% throughout the input duty cycle range from 20% to 80% at the frequency of 1.25 GHz. 0.18 /spl mu/m CMOS technology is used in this work.

Hong-June Park | Young-Chan Jang | Seung-Jun Bae

[1] S. Karthikeyan. Clock duty cycle adjuster circuit for switched capacitor circuits , 2002 .

[2] Mark Horowitz,et al. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .

[3] Thomas H. Lee,et al. A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[4] Chuan Yi Tang,et al. A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..