Evaluation of SEU Performance of 28-nm FDSOI Flip-Flop Designs

In this paper, a variety of flip-flop (FF) designs fabricated in a commercial 28-nm Fully-Depleted Silicon on Insulator (FDSOI) technology are evaluated for their single-event upset performance with ions and pulsed laser experiments. These FF designs consist of unhardened DFF, hardened DFF with stacked transistors in the inverters, and the layout-optimized DFFs. These DFFs were exposed to alpha particles and heavy ions (HIs). None of the hardened DFFs exhibit any errors up to a Linear Energy Transfer (LET) of 50 MeV*cm2/mg under normal irradiation, and a layout-based hardened DFF started to see errors at a LET of 50 MeV*cm2/mg with the tilt angle of 600. The testing data substantiates effective SEU reduction of these hardened designs. Two-photon absorption (TPA) laser experiments were carried to test these DFF designs, and the results showed that pulsed laser may not be a valid tool to evaluate the FFs designed with nano-scale SOI stacked structures. This brings new challenges in laser hardness assurance for RHBD designs.

[1]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[2]  S. Cristoloveanu,et al.  Extraction of the Parasitic Bipolar Gain Using the Back-Gate in Ultrathin FD SOI MOSFETs , 2015, IEEE Electron Device Letters.

[3]  N. Ghoniem,et al.  The Size Effect of Ion Charge Tracks on Single Event Multiple-Bit Upset , 1987, IEEE Transactions on Nuclear Science.

[4]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[5]  E. Normand.  Single event upset at ground level , 1996 .

[6]  T. Scott,et al.  Application of a pulsed laser for evaluation and optimization of SEU-hard designs [CMOS] , 1999 .

[7]  H. Saito,et al.  Neutron-induced SEU in bulk and SOI SRAMS in terrestrial environment , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[8]  P. Marshall,et al.  32 and 45 nm Radiation-Hardened-by-Design (RHBD) SOI Latches , 2011, IEEE Transactions on Nuclear Science.

[9]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[10]  J. Pontcharra,et al.  SEU sensitivity of bulk and SOI technologies to 14-MeV neutrons , 2002 .

[11]  J. S. Kauppila,et al.  Heavy Ion SEU Test Data for 32nm SOI Flip-Flops , 2015, 2015 IEEE Radiation Effects Data Workshop (REDW).

[12]  B. Narasimham,et al.  Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[13]  H. Asai,et al.  Optimization for SEU/SET Immunity on 0.15 $\mu$m Fully Depleted CMOS/SOI Digital Logic Devices , 2006, IEEE Transactions on Nuclear Science.

[14]  R. Wong,et al.  Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology , 2013, IEEE Transactions on Nuclear Science.

[15]  J. S. Kauppila,et al.  Utilizing device stacking for area efficient hardened SOI flip-flop designs , 2014, 2014 IEEE International Reliability Physics Symposium.

[16]  M.J. Gadlage,et al.  Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process , 2005, IEEE Transactions on Nuclear Science.