Enhanced resist and etch CD control by design perturbation

Etch dummy features are used in the mask data preparation flow to reduce critical dimension (CD) skew between resist and etch processes and improve the printability of layouts. However, etch dummy rules conflict with SRAF (Sub-Resolution Assist Feature) insertion because each of the two techniques requires specific spacings of poly-to-assist, assist-to-assist, active-to-etch dummy and dummy-to-dummy. In this work, we first present a novel SRAF-aware etch dummy insertion method (SAEDM) which optimizes etch dummy insertion to make the layout more conducive to assist-feature insertion after etch dummy features have been inserted. However, placed standard-cell layouts may not have the ideal whitespace distribution to allow for optimal etch dummy and assist-feature insertions. Since placement of cells can create forbidden pitch violations, the placer must generate assist-correct and etch dummy-correct placements. This can be achieved by intelligent whitespace management in the placer. We describe a novel dynamic programming-based technique for etch-dummy correctness (EtchCorr) which can be combine with the SAEDM in detailed placement of standard-cell designs. Our algorithm is validated on industrial testcases with respect to wafer printability, database complexity and device performance.

[1]  John S. Petersen Analytical description of antiscattering and scattering bar assist features , 2000, Advanced Lithography.

[2]  Chul-Hong Park,et al.  Detailed placement for improved depth of focus and CD control , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[3]  Robert John Socha,et al.  Optimization of process condition to balance MEF and OPC for alternating PSM: control of forbidden pitches , 2002, SPIE Advanced Lithography.

[4]  Andrew B. Kahng,et al.  Measurement of inherent noise in EDA tools , 2002, Proceedings International Symposium on Quality Electronic Design.

[5]  Puneet Gupta,et al.  Toward a methodology for manufacturability-driven design rule exploration , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Alan C. Thomas,et al.  Level-specific lithography optimization for 1-Gb DRAM , 2000 .

[7]  Jeong-Taek Kong,et al.  Systematic approach to correct critical patterns induced by the lithography process at the full-chip level , 1999, Advanced Lithography.

[8]  Andrew B. Kahng,et al.  Manufacturing-aware physical design , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[9]  F.M. Schellenberg,et al.  Adoption of OPC and the impact on design and layout , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Yuri Granik,et al.  Correction for etch proximity: new models and applications , 2001, SPIE Advanced Lithography.

[11]  Stephen Hsu,et al.  Understanding the forbidden pitch phenomenon and assist feature placement , 2002, SPIE Advanced Lithography.

[12]  John L. Sturtevant,et al.  Assist feature OPC implementation for the 130 nm technology node with KrF and no forbidden pitches , 2002, SPIE Advanced Lithography.

[13]  Lars Liebmann,et al.  Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.

[14]  Han-Ku Cho,et al.  Layer-specific illumination optimization by Monte Carlo method , 2003, SPIE Advanced Lithography.

[15]  Kohji Hashimoto,et al.  Tandem process proximity correction method , 2002, SPIE Advanced Lithography.

[16]  Puneet Gupta,et al.  Manufacturing-aware design methodology for assist feature correctness , 2005, SPIE Advanced Lithography.

[17]  Jo Finders,et al.  Forbidden pitches for 130-nm lithography and below , 2000, Advanced Lithography.