PITIA: an FPGA for throughput-intensive applications
暂无分享,去创建一个
Malgorzata Marek-Sadowska | Amit Singh | Arindam Mukherjee | Luca Macchiarulo | A. Mukherjee | M. Marek-Sadowska | A. Singh | L. Macchiarulo
[1] Kazuo Taki. A Survey for Pass-Transistor Logic Technologies , 1997 .
[2] Malgorzata Marek-Sadowska,et al. Wave steering in YADDs: a novel non-iterative synthesis and layout technique , 1999, DAC '99.
[3] Rajiv V. Joshi,et al. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture , 1991 .
[4] Sachin S. Sapatnekar,et al. Clock distribution using multiple voltages , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[5] B. Von Herzen. Signal processing at 250 MHz using high-performance FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[6] A. Richard Newton,et al. Logic synthesis for large pass transistor circuits , 1997, ICCAD 1997.
[7] Malgorzata Marek-Sadowska,et al. Wave-steering one-hot encoded FSMs , 2000, Proceedings 37th Design Automation Conference.
[8] W. Liu,et al. Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[9] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Kazuo Taki,et al. A survey for pass-transistor logic technologies-recent researches and developments and future prospects , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[11] U. Peisl. Image correlation using a bit level systolic array , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[12] Michael Feuer. Connectivity of Random Logic , 1982, IEEE Transactions on Computers.
[13] George Varghese,et al. HSRA: high-speed, hierarchical synchronous reconfigurable array , 1999, FPGA '99.
[14] John Gray,et al. Configurable hardware: Two case studies of micro-grain computation , 1990, J. VLSI Signal Process..
[15] Malgorzata Marek-Sadowska,et al. Latency and latch count minimization in wave steered circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[16] Brian Von Herzen. Signal processing at 250 MHz using high-performance FPGA's , 1997, FPGA '97.
[17] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[18] George Varghese,et al. The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[19] M. Marek-Sadowska,et al. Wave pipelining YADDs-a feasibility study , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[20] Juan M. Meneses,et al. Some experiments about wave pipelining on FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[21] Luca Benini,et al. Decision Diagrams and Pass Transistor Logic Synthesis , 1997 .
[22] Malgorzata Marek-Sadowska,et al. Interconnect pipelining in a throughput-intensive FPGA architecture , 2001, FPGA '01.
[23] R. Bryant. Graph-Based Algorithms for Boolean Function Manipulation12 , 1986 .
[24] M. Marek-Sadowska,et al. Wave steered FSMs , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).
[25] Malgorzata Marek-Sadowska,et al. A novel high throughput reconfigurable FPGA architecture , 2000, FPGA '00.
[26] Carl Ebeling,et al. The Triptych FPGA architecture , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[27] Stephen Dean Brown,et al. The case for registered routing switches in field programmable gate arrays , 2001, FPGA '01.
[28] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[29] Robert K. Brayton,et al. Valid clock frequencies and their computation in wavepipelined circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[30] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.
[31] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[32] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[33] Kazuo Yano,et al. A 3.8 ns CMOS 16×16 multiplier using complementary pass transistor logic , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.