A parallel convolutional coder including embedded puncturing with application to consumer devices
暂无分享,去创建一个
As consumers demand more functionality from their electronic devices and manufacturers supply the demand then electrical power and clock requirements tend to increase, however reassessing system architecture can fortunately lead to suitable counter reductions. To maintain low clock rates and therefore reduce electrical power, this paper presents a parallel convolutional coder for the transmit side in many wireless consumer devices. The coder accepts a parallel data input and directly computes punctured convolutional codes without the need for a separate puncturing operation while the coded bits are available at the output of the coder in a parallel fashion. Also as the computation is in parallel then the coder can be clocked at 7 times slower than the conventional shift-register based convolutional coder (using DVB 7/8 rate). The presented coder is directly relevant to the design of modern low-power consumer devices.
[1] Tughrul Arslan,et al. High Performance Embedded Reconfigurable Concatenated Convolution- Puncturing Fabric for 802.16 , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).
[2] Daniel J. Costello,et al. Nonsystematic convolutional codes for sequential decoding in space applications , 1971, IEEE Transactions on Communication Technology.
[3] Vinod Subramaniam,et al. Digital video broadcasting (DVB); framing structure, channel coding and modulation for digital terr , 2001 .