A nonredundant ternary CAM circuit for network search engines

An optimized Ternary CAM concept is introduced for the hardware search engines in high-speed Internet routers. Our design employs w + 1 RAM bits to store a word of size w, whereas a conventional TCAM needs 2w RAM bits for the same word size. Based on this concept an 8-bit cluster is designed out of 9 SRAM bits, used as the basic building block of our Prefix-CAM (PCAM) structure. Four such clusters merge to store a 32-bit IPv4 prefix, thus, configuring a PCAM suitable for Internet packet forwarding. This PCAM module employs 48% less SRAM cells and a total of 22% less transistors plus 50% less address decode interconnects compared to a conventional TCAM, for equal storage size and equal functionality. We show that PCAM can be employed for multifield packet classification. Other factors, such as lookup speed and power dissipation, are not adversely affected.

[1]  César A. Piña.  The MOSIS Service , 2000 .

[2]  Jonathan S. Turner,et al.  Packet classification using extended TCAMs , 2003, 11th IEEE International Conference on Network Protocols, 2003. Proceedings..

[3]  K. Pagiamtzis,et al.  Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  Nick McKeown,et al.  Algorithms for packet classification , 2001, IEEE Netw..

[5]  J. van Lunteren,et al.  Multi-field packet classification using ternary CAM , 2002 .

[6]  Paul Francis,et al.  Fast routing table lookup using CAMs , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[7]  A. Roth,et al.  Advanced ternary CAM circuits on 0.13 /spl mu/m logic process technology , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[8]  Rina Panigrahy,et al.  Sorting and Searching using Ternary CAMs , 2003, IEEE Micro.

[9]  Rabi N. Mahapatra,et al.  TCAM architecture for IP lookup using prefix properties , 2004, IEEE Micro.

[10]  Rina Panigrahy,et al.  Sorting and searching using ternary CAMs , 2002, Proceedings 10th Symposium on High Performance Interconnects.

[11]  Hisatada Miyatake,et al.  A design for high-speed low-power CMOS fully parallel content-addressable memory macros , 2001 .

[12]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[13]  K. J. Schultz,et al.  Fully Parallel 30-MHz , 2 . 5-Mb CAM , 1998 .

[14]  C. Zukowski,et al.  Putting routing tables in silicon , 1992, IEEE Network.

[15]  C. Lage,et al.  Advanced SRAM technology-the race between 4T and 6T cells , 1996, International Electron Devices Meeting. Technical Digest.

[16]  J.P. Wade,et al.  Dynamic cross-coupled bitline content addressable memory cell for high density arrays , 1987, 1985 International Electron Devices Meeting.

[17]  Bin-Da Liu,et al.  A low-power precomputation-based fully parallel content-addressable memory , 2003, IEEE J. Solid State Circuits.

[18]  Walid Dabbous,et al.  Survey and taxonomy of IP address lookup algorithms , 2001, IEEE Netw..

[19]  Francis Zane,et al.  Coolcams: power-efficient TCAMs for forwarding engines , 2003, IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428).

[20]  Ali Sheikholeslami,et al.  A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories , 2003 .

[21]  C. G. Sodini,et al.  A ternary content addressable search engine , 1989 .

[22]  Huan Liu.  Routing Table Compaction in Ternary CAM , 2002, IEEE Micro.

[23]  Vince Fuller,et al.  Classless Inter-Domain Routing (CIDR): an Address Assignment and Aggregation Strategy , 1993, RFC.

[24]  Nasser Yazdani,et al.  HASIL: hardware assisted software-based IP lookup for large routing tables , 2003, The 11th IEEE International Conference on Networks, 2003. ICON2003..

[25]  Poras T. Balsara,et al.  PCAM: a ternary CAM optimized for longest prefix matching tasks , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[26]  James B. Kuo,et al.  A 0.8-V 128-kb four-way set-associative two-level CMOS cache memory using two-stage wordline/bitline-oriented tag-compare (WLOTC/BLOTC) scheme , 2002 .

[27]  Ali Sheikholeslami,et al.  A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme , 2003, IEEE J. Solid State Circuits.