Design of low power and high speed configurable booth multiplier

A configurable multiplier optimized for low power and high speed operations and which can be configured either for single 16-bit multiplication operation, single 8-bit multiplication or twin parallel 8-bit multiplication is designed. The output product can be truncated to further decrease power consumption and increase speed by sacrificing a bit of output precision. Furthermore, the proposed multiplier maintains an acceptable output quality with enough accuracy when truncation is performed. Thus it provides a flexible arithmetic capacity and a tradeoff between output precision and power consumption. The approach also dynamically detects the input range of multipliers and disables the switching operation of the non effective ranges. Thus the ineffective circuitry can be efficiently deactivated, thereby reducing power consumption and increasing the speed of operation. Thus the proposed multiplier outperforms the conventional multiplier in terms of power and speed efficiencies.

[1]  Magdy Bayoumi,et al.  A novel architecture for low-power design of parallel multipliers , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  Shiann-Rong Kuang,et al.  Design of Power-Efficient Configurable Booth Multiplier , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Yuan-Sun Chu,et al.  A Spurious-Power Suppression Technique for Multimedia/DSP Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  V.G. Moshnyaga,et al.  Reducing energy of digital multiplier by adjusting voltage supply to multiplicand variation , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[6]  Oscal T.-C. Chen,et al.  Low-power multipliers by minimizing switching activities of partial products , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Shen-Fu Hsiao,et al.  Low-error carry-free fixed-width multipliers with low-cost compensation circuits , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Kimiyoshi Usami,et al.  A clock-gating method for low-power LSI design , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[9]  Amudha,et al.  Design of Low-Error Fixed-Width Modified Booth Multiplier , 2012 .

[10]  Kiyoung Choi,et al.  Power minimization of functional units partially guarded computation , 2000, ISLPED '00.

[11]  Kiyoung Choi,et al.  Power minimization of functional units by partially guarded computation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[12]  Shyh-Jye Jou,et al.  Low-error reduced-width Booth multipliers for DSP applications , 2003 .

[13]  E. Swartzlander,et al.  Truncated multiplication with correction constant [for DSP] , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[14]  Jun Wang,et al.  Adaptive Clock Gating Technique for Low Power IP Core in SoC Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[15]  Ali Afzali-Kusha,et al.  Low Power Combinational Multipliers using Data-driven Signal Gating , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.