Hot Carrier Injection degradation induced dispersion: Model and circuit-level measurement
暂无分享,去创建一个
X. Federspiel | S. K. Singh | V. Huard | E. Pion | F. Cacho | D. Roy | F. Argoud | B. Singh | C. Parthasarathy | H. Pitolet
[1] V. Huard. Two independent components modeling for Negative Bias Temperature Instability , 2010, 2010 IEEE International Reliability Physics Symposium.
[2] V. Huard,et al. NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.
[3] Yusuf Leblebici,et al. Design considerations for CMOS digital circuits with improved hot-carrier reliability , 1996, IEEE J. Solid State Circuits.
[4] V. Huard,et al. Hot-Carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature , 2009, 2009 IEEE International Reliability Physics Symposium.
[5] Lorena Anghel,et al. Bottom-up digital system-level reliability modeling , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[6] J. G. Skellam. The frequency distribution of the difference between two Poisson variates belonging to different populations. , 1946, Journal of the Royal Statistical Society. Series A.
[7] L Moquillon,et al. DC hot carrier stress effect on CMOS 65nm 60 GHz power amplifiers , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.
[8] VrudhulaSarma,et al. The impact of NBTI effect on combinational circuit , 2010 .
[9] Yu Cao,et al. The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.