A Low-Distortion 20 GS/s Four-Channel Time-Interleaved Sample-and-Hold Amplifier in 0.18 μm SiGe BiCMOS

This paper presents a 20 GS/s four-channel time-interleaved sample-and-hold amplifier (SHA), which aims to improve the harmonic distortion performance, eliminate the common-mode voltage fall in track-to-hold transition, and solve the difficulty of timing mismatch calibration among different sampling channels. In data path, the harmonic distortion of the track-hold switch is optimized by introducing a distortion-improving resistor into the switched emitter follower. The common-mode voltage fall is eliminated by an inserted delay-regulating resistor. Additionally, broadband data buffers are utilized to further guarantee a wide bandwidth. In clock path, an interpolator-based phase regulator in analog domain is implemented to calibrate the timing mismatch, hence avoiding the large area cost and complicated algorithm in the digital domain. Fabricated in a 0.18 μm SiGe BiCMOS process, the experimental results show that the SHA achieves a bandwidth of 16 GHz and a total harmonic distortion of −39.6 to approximately −51.8 dB with a −3 dBm input. By applying the proposed sampling phase regulator, the timing mismatch can be optimized to satisfy the requirement of 6-bit resolution at a 4 × 5 GS/s sampling rate. The proposed SHA shows prominent performance on both bandwidth and linearity, which makes it suitable for ultra-high-speed communication networks.

[1]  Hong-Yeh Chang,et al.  A 55-dB SFDR 16-GS/s track-and-hold amplifier in 0.18 µm SiGe using differential feedthrough cancellation technique , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[2]  Tao Jiang,et al.  14.4-GS/s, 5-bit, 50mW time-interleaved ADC with distributed track-and-hold and sampling instant synchronization for ADC-based SerDes , 2015, 2015 IEEE International Wireless Symposium (IWS 2015).

[3]  Patricia Desgreys,et al.  Single-ended/differential 2.5-GS/s double switching Track-and-hold amplifier with 26GHz bandwidth in SiGe BiCMOS technology , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[4]  Bo Zhang,et al.  3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Mohammad Mahdi Khafaji,et al.  A 55-GHz-Bandwidth Track-and-Hold Amplifier in 28-nm Low-Power CMOS , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Munkyo Seo,et al.  Low Distortion 50 GSamples/s Track-Hold and Sample-Hold Amplifiers , 2014, IEEE Journal of Solid-State Circuits.

[7]  Samuel Palermo,et al.  A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded FFE/DFE Equalization for Wireline Receiver Applications , 2014, IEEE Journal of Solid-State Circuits.

[8]  James F. Buckwalter,et al.  30.8 A 30GS/s double-switching track-and-hold amplifier with 19dBm IIP3 in an InP BiCMOS technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.

[10]  Kevin Chen,et al.  A 12 GB/s 3-GHz input bandwidth track-and-hold amplifier in 65 nm CMOS with 48-dB spur-free dynamic range , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[11]  Stephen H. Lewis,et al.  Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  J-B. Begueret,et al.  An 8Gsps, 65nm CMOS wideband track-and-hold , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[13]  R. Krithivasan,et al.  A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[14]  A. Ouslimani,et al.  A 4 GSa/s, 16-GHz input bandwidth master-slave track-and-hold amplifier in InP DHBT technology , 2012, 2012 20th Telecommunications Forum (TELFOR).

[15]  James F. Buckwalter,et al.  A High-Linearity, 30 GS/s Track-and-Hold Amplifier and Time Interleaved Sample-and-Hold in an InP-on-CMOS Process , 2015, IEEE Journal of Solid-State Circuits.

[16]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[17]  Dmitry Petrov,et al.  6.2 A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[18]  Thomas Toifl,et al.  A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[19]  Boris Murmann,et al.  General analysis on the impact of phase-skew in time-interleaved ADCs , 2009, 2008 IEEE International Symposium on Circuits and Systems.

[20]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[21]  Anand Gopinath,et al.  A 20 GS/s 1.2 V 0.13 $\mu\hbox{m}$ CMOS Switched Cascode Track-and-Hold Amplifier , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Jae-Won Nam,et al.  A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation , 2018, IEEE Journal of Solid-State Circuits.

[23]  Shunli Ma,et al.  A 32.5-GS/s two-channel time-interleaved CMOS sampler with switched-source follower based track-and-hold amplifier , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[24]  Samuel Palermo,et al.  A 25 GS/s 6b TI Two-Stage Multi-Bit Search ADC With Soft-Decision Selection Algorithm in 65 nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[25]  Andreas Leven,et al.  A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology , 2003 .