A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines
暂无分享,去创建一个
[1] Richard M. Brown,et al. The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.
[2] Tomás Lang,et al. Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network , 1976, IEEE Transactions on Computers.
[3] Marshall C. Pease,et al. The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.
[4] John P. Hayes. Computer Organization and Architecture , 1978 .
[5] Howard Jay Siegel,et al. Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks , 1977, IEEE Transactions on Computers.
[6] Harold S. Stone,et al. Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.
[7] Tse-Yun Feng. Data Manipulating Functions in Parallel Processors and Their Implementations , 1974, IEEE Transactions on Computers.
[8] Amar Mukhopadhyay. Recent developments in switching theory , 1971 .
[9] Marshall C. Pease,et al. An Adaptation of the Fast Fourier Transform for Parallel Processing , 1968, JACM.
[10] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[11] Kenneth E. Batcher,et al. The flip network in staran , 1976 .
[12] Jr. Sheldon B. Akers,et al. On a Theory of Boolean Functions , 1959 .
[13] John P. Hayes,et al. Computer Architecture and Organization , 1980 .
[14] R.C. Swanson. Interconnections for Parallel Memories to Unscramble p-Ordered Vectors , 1974, IEEE Transactions on Computers.
[15] TOMAS LANG,et al. A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.