Advanced microprocessor test strategy and methodology

This paper describes the overall test methodology used in implementing the S/390® microprocessor and the associated L2 cache array in shared multiprocessor designs, the design-for-test implementations, and the test software used in creating the test patterns and in measuring test effectiveness. Microprocessor advances in architectural complexity, circuit density, cycle time, and technology-related issues, coupled with IBM's high requirements for quality, reliability, and diagnosability, have made it necessary to develop testing methods and attain quality levels that far exceed what others have approached.

[1]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[2]  B. L. Keller,et al.  Built-in self-test support in the IBM engineering design system , 1990 .

[3]  Douglas W. Stout,et al.  Boundary-scan design principles for efficient LSSD ASIC testing , 1990 .

[4]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[5]  John Reilly,et al.  Processor Controller for the IBM 3081 , 1982, IBM J. Res. Dev..

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  John A. Waicukauski,et al.  A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..

[8]  Steven F. Oakland,et al.  Self-testing the 16-Mbps adapter chip for the IBM tokenring local area network , 1990 .

[9]  Arvind Srinivasan,et al.  Verity - A formal verification program for custom CMOS circuits , 1995, IBM J. Res. Dev..

[10]  Johnny J. LeBlanc,et al.  LOCST: A Built-In Self-Test Technique , 1984, IEEE Design & Test of Computers.

[11]  Cordt W. Starke,et al.  Design for testability and diagnosis in a VLSI CMOS System/370 processor , 1990 .

[12]  Ion M. Ratiu,et al.  Pseudorandom Built-in Self-Test Methodology and Implementation for the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..

[13]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[14]  Paul H. Bardell,et al.  Self-Test of Random Access Memories , 1985, ITC.

[15]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[16]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  S. Pateras,et al.  Cost trade-offs of various design for test techniques , 1994, Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing.

[18]  Prabhakar Goel.  Test generation costs analysis and projections , 1980, DAC '80.

[19]  Steven M. Licker,et al.  Functional verification of the CMOS S/390 Parallel Enterprise Server G4 system , 1997, IBM J. Res. Dev..

[20]  Pamela S. Gillis,et al.  HIGH-DENSITY CMOS MULTICHIP-MODULE TESTING AND DIAGNOSIS , 1991, 1991, Proceedings. International Test Conference.

[21]  Brion L. Keller,et al.  Delay Test: The Next Frontier for LSSD Test Systems , 1992, Proceedings International Test Conference 1992.

[22]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Kenneth L. Shepard,et al.  Design methodology for the S/390 Parallel Enterprise Server G4 microprocessors , 1997, IBM J. Res. Dev..

[24]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[25]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[26]  Gernot Metze,et al.  A New Representation for Faults in Combinational Digital Circuits , 1972, IEEE Transactions on Computers.

[27]  Brion L. Keller,et al.  Test methodologies and design automation for IBM ASICs , 1996, IBM J. Res. Dev..

[28]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .