Design of IIR Filter Using Wallace Tree Multiplier

A multiplier is the most complex and important block in the design of filter. In this paper, designing of IIR filter is carried out using Wallace tree multiplier which is compared with the other designing methods of IIR filter. MATLAB FDA toolbox is used to calculate the filter coefficients and Xilinx Spartan 3E XC3S500E is used for the realization of the design. Power calculation is carried by Vivado 2016.2. Based on the simulation results, IIR filter design using Wallace tree multiplier turns out to be more efficient in terms of the speed performance as compared to other IIR filter design methods.

[1]  H. I. Saleh,et al.  An FPGA implementation guide for some different types of serial–parallel multiplier structures , 2000 .

[2]  Earl E. Swartzlander,et al.  A Reduced Complexity Wallace Multiplier Reduction , 2010, IEEE Transactions on Computers.

[3]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[4]  K. Sridharan,et al.  Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA , 2012, IEEE Transactions on Nanotechnology.

[5]  Disha Yadav,et al.  Comparative study of 16-order FIR filter design using different multiplication techniques , 2017, IET Circuits Devices Syst..

[7]  Disha Yadav,et al.  Comparative analysis of digital IIR filter using add and shift method on Xilinx platform , 2016, 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT).

[9]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.