A low-power low-voltage digital bus interface for MCM-based microsystems

This paper describes a digital local bus interface, which is designed for use in a multi-chip-composed microsystem. The chip area using a CMOS 1.6µm n-well technology is 1mm2. Power consumption at 5V@100kHz is less than 500µW and for 5V@4MHz less than 2mW due to a smart power management of all functional blocks. The bus interface is able to transmit a digital code, bitstream, analog voltage, frequency, duty-cycle and also provides calibration facilities, service request and interrupt request for the smart sensors or microactuators.

[1]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[2]  Khalil Najafi,et al.  A Low-power Wireless Microinstrumentation System For Environmental Monitoring , 1995, Proceedings of the International Solid-State Sensors and Actuators Conference - TRANSDUCERS '95.

[3]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[4]  N. Janković,et al.  Silicon sensors and circuits: On-chip compatibility , 1998 .

[5]  Johan H. Huijsing,et al.  Developments in integrated smart sensors , 1994 .

[6]  U. Ko,et al.  A self-timed method to minimize spurious transitions in low power CMOS circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.