Design of Multi-channel Dual-frequency Digital Receiver based on FPGA

FPGAs provide lots of the flexibility of programmable DSP processors but with higher real-time performance. An FPGA based on Multi-channel Dual-frequency Digital Receiver has been developed for Soft Radar. In this paper, we review digital down-conversion (DDC) technique, and a parallel processing architecture based on FPGA is introduced. The FPGA adopt block-based design, which consists of the ADC-Interface Module, the DDC Module, and the DSP-Interface Module. The overall multi-channel DDC processing is implemented in Xilinx Virtex-6 FPGA and has been applied to a radar system. The experimental result also indicates that the digital receiver has achieved a feasible performance.

[1]  Fred Harris,et al.  On design of two-stage CIC compensation filter , 2009, 2009 IEEE International Symposium on Industrial Electronics.

[2]  Fredric J. Harris,et al.  Multirate Signal Processing for Communication Systems , 2004 .

[3]  D. Sadler,et al.  An FPGA based digital radar receiver for soft radar , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[4]  Di Yao,et al.  Design of digital IF receiver based on ADCs and FPGAs , 2013 .

[5]  Jinwen Li,et al.  The design of digital radar receivers , 1997, Proceedings of the 1997 IEEE National Radar Conference.

[6]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[7]  Gordana Jovanovic Dolecek,et al.  Generalized CIC-cosine decimation filter , 2010, 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA).